5秒后页面跳转
ADUM3301WARWZ PDF预览

ADUM3301WARWZ

更新时间: 2024-01-31 07:01:55
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
20页 466K
描述
暂无描述

ADUM3301WARWZ 数据手册

 浏览型号ADUM3301WARWZ的Datasheet PDF文件第1页浏览型号ADUM3301WARWZ的Datasheet PDF文件第2页浏览型号ADUM3301WARWZ的Datasheet PDF文件第3页浏览型号ADUM3301WARWZ的Datasheet PDF文件第5页浏览型号ADUM3301WARWZ的Datasheet PDF文件第6页浏览型号ADUM3301WARWZ的Datasheet PDF文件第7页 
ADuM3300/ADuM3301  
Parameter  
Symbol  
Min  
Typ  
Max Unit  
Test Conditions  
ADuM330xBRW  
Minimum Pulse Width3  
Maximum Data Rate4  
Propagation Delay5  
Pulse-Width Distortion, |tPLH − tPHL  
Change vs. Temperature  
Propagation Delay Skew6  
PW  
100 ns  
Mbps  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
10  
20  
tPHL, tPLH  
PWD  
32  
5
50  
3
ns  
ns  
5
|
ps/°C  
ns  
ns  
tPSK  
tPSKCD  
15  
3
Channel-to-Channel Matching,  
Codirectional Channels7  
Channel-to-Channel Matching,  
tPSKOD  
6
ns  
CL = 15 pF, CMOS signal levels  
Opposing-Directional Channels7  
ADuM330xCRW  
Minimum Pulse Width3  
Maximum Data Rate4  
PW  
8.3  
120  
27  
0.5  
3
11.1 ns  
Mbps  
ns  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
90  
18  
Propagation Delay5  
tPHL, tPLH  
PWD  
32  
2
5
Pulse-Width Distortion, |tPLH − tPHL  
Change vs. Temperature  
Propagation Delay Skew6  
Channel-to-Channel Matching,  
Codirectional Channels7  
|
ns  
ps/°C  
ns  
ns  
tPSK  
tPSKCD  
10  
2
Channel-to-Channel Matching,  
tPSKOD  
5
ns  
CL = 15 pF, CMOS signal levels  
Opposing-Directional Channels7  
For All Models  
Output Disable Propagation Delay  
(High/Low-to-High Impedance)  
Output Enable Propagation Delay  
(High Impedance-to-High/Low)  
Output Rise/Fall Time (10% to 90%)  
Common-Mode Transient Immunity  
at Logic High Output8  
tPHZ, tPLH  
tPZH, tPZL  
6
6
8
8
ns  
ns  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
CL = 15 pF, CMOS signal levels  
VIx = VDD1/VDD2, VCM = 1000 V,  
transient magnitude = 800 V  
VIx = 0 V, VCM = 1000 V,  
tR/tF  
|CMH|  
2.5  
35  
ns  
kV/μs  
25  
25  
Common-Mode Transient Immunity  
at Logic Low Output8  
|CML|  
35  
kV/μs  
transient magnitude = 800 V  
Refresh Rate  
fr  
1.2  
Mbps  
Input Dynamic Supply Current per Channel9  
Output Dynamic Supply Current per Channel9  
IDDI (D)  
IDDO (D)  
0.20  
0.05  
mA/Mbps  
mA/Mbps  
1 All voltages are relative to their respective ground.  
2 The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load  
present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section.  
See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through  
Figure 12 for total VDD1 and VDD2 supply currents as a function of data rate for ADuM3300/ADuM3301 channel configurations.  
3 The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.  
4 The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.  
5 tPHL propagation delay is measured from the 50% level of the falling edge of the VIx signal to the 50% level of the falling edge of the VOx signal. tPLH propagation delay is  
measured from the 50% level of the rising edge of the VIx signal to the 50% level of the rising edge of the VOx signal.  
6 tPSK is the magnitude of the worst-case difference in tPHL or tPLH that is measured between units at the same operating temperature, supply voltages, and output load  
within the recommended operating conditions.  
7 Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of  
the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with  
inputs on opposing sides of the isolation barrier.  
8 CMH is the maximum common-mode voltage slew rate that can be sustained while maintaining VO > 0.8 VDD2. CML is the maximum common-mode voltage slew rate  
that can be sustained while maintaining VO < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient  
magnitude is the range over which the common mode is slewed.  
9 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information  
on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current  
for a given data rate.  
Rev. 0 | Page 4 of 20  
 
 
 

与ADUM3301WARWZ相关器件

型号 品牌 描述 获取价格 数据表
ADUM3301WARWZ-RL ADI 暂无描述

获取价格

ADUM3301WBRWZ ADI Triple-Channel, Digital Isolator, Enhanced System-Level ESD Reliability (2/1 channel direc

获取价格

ADUM3301WBRWZ-RL ADI 暂无描述

获取价格

ADUM330X ADI Digital Isolator Product Selection and Resource Guide

获取价格

ADUM3400 ADI Quad-Channel, Digital Isolators, Enhanced System-Level ESD Reliability

获取价格

ADUM3400_15 ADI Quad-Channel, Digital Isolators, Enhanced System-Level ESD Reliability

获取价格