5秒后页面跳转
ADUM1310ARWZ-RL1 PDF预览

ADUM1310ARWZ-RL1

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
20页 569K
描述
Triple-Channel Digital Isolators

ADUM1310ARWZ-RL1 数据手册

 浏览型号ADUM1310ARWZ-RL1的Datasheet PDF文件第3页浏览型号ADUM1310ARWZ-RL1的Datasheet PDF文件第4页浏览型号ADUM1310ARWZ-RL1的Datasheet PDF文件第5页浏览型号ADUM1310ARWZ-RL1的Datasheet PDF文件第7页浏览型号ADUM1310ARWZ-RL1的Datasheet PDF文件第8页浏览型号ADUM1310ARWZ-RL1的Datasheet PDF文件第9页 
ADuM1310/ADuM1311  
Parameter  
Symbol  
Min  
Typ  
Max  
Unit  
Test Conditions  
For All Models  
Output Rise/Fall Time (10% to 90%) tR/tF  
Common-Mode Transient Immunity |CMH|  
at Logic High Output8  
Common-Mode Transient Immunity |CML|  
at Logic Low Output8  
2.5  
35  
ns  
CL = 15 pF, CMOS signal levels  
25  
25  
kV/μs VIx = VDD1/VDD2, VCM = 1000 V,  
transient magnitude = 800 V  
kV/μs VIx = 0 V, VCM = 1000 V,  
transient magnitude = 800 V  
35  
Refresh Rate  
fr  
1.1  
Mbps  
Input Enable Time9  
Input Disable Time9  
Input Supply Current per Channel,  
Quiescent10  
Output Supply Current per Channel, IDDO (Q)  
Quiescent10  
Input Dynamic Supply Current  
per Channel11  
tENABLE  
tDISABLE  
IDDI (Q)  
2.0  
5.0  
0.25  
μs  
μs  
mA  
VIA, VIB, VIC = 0 V or VDD1  
VIA, VIB, VIC = 0 V or VDD1  
0.38  
0.33  
0.19  
0.07  
0.02  
mA  
IDDI (D)  
mA/  
Mbps  
mA/  
Mbps  
Output Dynamic Supply Current  
per Channel11  
IDDO (D)  
1 All voltages are relative to their respective ground.  
2 The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load  
present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section.  
See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through  
Figure 12 for total VDD1 and VDD2 supply currents as a function of data rate for ADuM1310/ADuM1311 channel configurations.  
3 The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.  
4 The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.  
5 tPHL propagation delay is measured from the 50% level of the falling edge of the VIx signal to the 50% level of the falling edge of the VOx signal. tPLH propagation delay is  
measured from the 50% level of the rising edge of the VIx signal to the 50% level of the rising edge of the VOx signal.  
6 tPSK is the magnitude of the worst-case difference in tPHL or tPLH that is measured between units at the same operating temperature, supply voltages, and output load  
within the recommended operating conditions.  
7 Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of  
the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with  
inputs on opposing sides of the isolation barrier.  
8 CMH is the maximum common-mode voltage slew rate that can be sustained while maintaining VO > 0.8 VDD2. CML is the maximum common-mode voltage slew rate  
that can be sustained while maintaining VO < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient  
magnitude is the range over which the common mode is slewed.  
9 Input enable time is the duration from when VDISABLE is set low until the output states are guaranteed to match the input states in the absence of any input data logic  
transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the  
much shorter duration, as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when VDISABLE is set high  
until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL2 logic state (See Table 12).  
10  
I
is the quiescent current drawn from the corresponding supply by a single channel. To calculate the total quiescent current, an additional inaccessible channel in  
DDx (Q)  
the same orientation as Channel A must be included to account for the total current consumed.  
11 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information  
on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current  
for a given data rate.  
Rev. F | Page 6 of 20  
 

与ADUM1310ARWZ-RL1相关器件

型号 品牌 描述 获取价格 数据表
ADUM1310BRWZ ADI Triple-Channel Digital Isolator with Programmable Default Output

获取价格

ADUM1310BRWZ1 ADI Triple-Channel Digital Isolators

获取价格

ADUM1310BRWZ-RL ADI Triple-Channel Digital Isolator with Programmable Default Output

获取价格

ADUM1310BRWZ-RL1 ADI Triple-Channel Digital Isolators

获取价格

ADUM1311 ADI Triple-Channel Digital Isolators

获取价格

ADUM1311_15 ADI Triple-Channel Digital Isolators

获取价格