ADT7475
Preliminary Technical Data
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
High Level Output Current, IOH
SMBUS DIGITAL INPUTS (SCL, SDA)
Input High Voltage, VIH
Input Low Voltage, VIL
0.1
1.0
µA
VOUT = VCC
2.0
V
0.4
V
Hysteresis
500
mV
DIGITAL INPUT LOGIC LEVELS (TACH INPUTS)
Input High Voltage, VIH
2.0
V
V
3.6
0.8
Maximum input voltage
Minimum input voltage
Input Low Voltage, VIL
V
−0.3
V
Hysteresis
0.5
V
V p-p
DIGITAL INPUT LOGIC LEVELS (THERM) ADTL+
Input High Voltage, VIH
0.75 ×
VCC
Input Low Voltage, VIL
DIGITAL INPUT CURRENT
Input High Current, IIH
Input Low Current, IIL
Input Capacitance, CIN
SERIAL BUS TIMING
0.4
1
V
−1
µA
µA
pF
VIN = VCC
VIN = 0
5
See Figure 2
Clock Frequency, fSCLK
Glitch Immunity, tSW
Bus Free Time, tBUF
Start Setup Time, tSU;STA
Start Hold Time, tHD;STA
SCL Low Time, tLOW
10
400
50
kHz
ns
µs
µs
µs
µs
µs
ns
µs
ns
ns
ms
4.7
4.7
4.0
4.7
4.0
SCL High Time, tHIGH
50
1000
300
SCL, SDA Rise Time, tr
SCL, SDA Fall Time, tf
Data Setup Time, tSU;DAT
Data Hold Time, tHD;DAT
Detect Clock Low Timeout, tTIMEOUT
250
300
15
35
Can be optionally disabled
tR
tF
tLOW
tHD; STA
SCL
tHIGH
tSU; STA
tSU; STO
tHD; STA
tHD; DAT
tSU; DAT
SDA
tBUF
S
P
P
S
Figure 2. Serial Bus Timing Diagram
Positive Supply Voltage (VCC)
Maximum Voltage on all open-drain
outputs
3.6 V
3.6 V
Absolute Maximum Ratings.
Voltage on Any Input or Output Pin
Input Current at Any Pin
Package Input Current
−0.3 V to +4.2 V
5 mA
20 mA
Table 2.
Parameter
Rating
Rev. PrC | Page 4 of 75