5秒后页面跳转
捷配首页

Datasheet > ADSP-2101BP-100
ADSP-2101BP-100 PDF预览

ADSP-2101BP-100

更新时间： 2024-01-01 14:09:27
品牌 Logo 应用领域
亚德诺 - ADI 计算机
页数 文件大小 规格书
64页 666K
描述
ADSP-2100 Family DSP Microcomputers

阅读下载

获取价格

ADSP-2101BP-100 技术参数

Source Url Status Check Date：2013-05-01 14:56:48.122是否无铅： 含铅
是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：LCC包装说明：QCCJ, LDCC68,1.0SQ
针数：68Reach Compliance Code：not_compliant
ECCN代码：3A991.A.3HTS代码：8542.31.00.01
风险等级：5.42地址总线宽度：14
桶式移位器：YES位大小：16
边界扫描：NO最大时钟频率：25 MHz
外部数据总线宽度：24格式：FIXED POINT
集成缓存：NO内部总线架构：MULTIPLE
JESD-30 代码：S-PQCC-J68JESD-609代码：e0
长度：24.18 mm低功率模式：YES
湿度敏感等级：5DMA 通道数量：
外部中断装置数量：1串行 I/O 数：2
端子数量：68计时器数量：1
片上数据RAM宽度：16片上程序ROM宽度：
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：QCCJ
封装等效代码：LDCC68,1.0SQ封装形状：SQUARE
封装形式：CHIP CARRIER峰值回流温度（摄氏度）：225
电源：5 V认证状态：Not Qualified
RAM（字数）：512座面最大高度：4.45 mm
子类别：Digital Signal Processors最大压摆率：38 mA
最大供电电压：5.5 V最小供电电压：4.5 V
标称供电电压：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn85Pb15)端子形式：J BEND
端子节距：1.27 mm端子位置：QUAD
处于峰值回流温度下的最长时间：30宽度：24.18 mm
uPs/uCs/外围集成电路类型：DIGITAL SIGNAL PROCESSOR, OTHER

ADSP-2101BP-100 数据手册

 浏览型号ADSP-2101BP-100的Datasheet PDF文件第2页浏览型号ADSP-2101BP-100的Datasheet PDF文件第3页浏览型号ADSP-2101BP-100的Datasheet PDF文件第4页浏览型号ADSP-2101BP-100的Datasheet PDF文件第6页浏览型号ADSP-2101BP-100的Datasheet PDF文件第7页浏览型号ADSP-2101BP-100的Datasheet PDF文件第8页 
ADSP-21xx  
FLAGS  
(ADSP-2111 Only)  
INSTRUCTION  
REGISTER  
PROGRAM  
MEMORY  
DATA  
MEMORY  
3
BOOT  
ADDRESS  
GENERATOR  
DATA  
ADDRESS  
GENERATOR  
#2  
DATA  
ADDRESS  
GENERATOR  
#1  
SRAM  
or ROM  
SRAM  
TIMER  
PROGRAM  
SEQUENCER  
24  
16  
PMA BUS  
DMA BUS  
14  
PMA BUS  
DMA BUS  
14  
EXTERNAL  
ADDRESS  
BUS  
MUX  
14  
24  
PMD BUS  
PMD BUS  
DMD BUS  
24  
EXTERNAL  
DATA  
BUS  
EXCHANGE  
MUX  
BUS  
16 DMD BUS  
COMPANDING  
CIRCUITRY  
INPUT REGS  
INPUT REGS  
MAC  
INPUT REGS  
11  
HOST  
PORT  
CONTROL  
SHIFTER  
ALU  
EXTERNAL  
HOST PORT  
TRANSMIT REG  
RECEIVE REG  
TRANSMIT REG  
RECEIVE REG  
OUTPUT REGS  
OUTPUT REGS  
OUTPUT REGS  
16  
BUS  
HOST  
PORT  
DATA  
16  
SERIAL  
PORT 0  
(Not on ADSP-2105)  
SERIAL  
PORT 1  
R Bus  
HOST INTERFACE PORT  
(ADSP-2111 Only)  
5
5
Figure 1. ADSP-21xx Block Diagram  
Ser ial P or ts  
One bus grant execution mode (GO Mode) allows the ADSP-  
21xx to continue running from internal memory. A second  
execution mode requires the processor to halt while buses are  
granted.  
T he ADSP-21xx processors include two synchronous serial  
ports (“SPORT s”) for serial communications and multiproces-  
sor communication. All of the ADSP-21xx processors have two  
serial ports (SPORT 0, SPORT 1) except for the ADSP-2105,  
which has only SPORT 1.  
Each ADSP-21xx processor can respond to several different  
interrupts. T here can be up to three external interrupts,  
configured as edge- or level-sensitive. Internal interrupts can be  
generated by the timer, serial ports, and, on the ADSP-2111,  
the host interface port. T here is also a master RESET signal.  
T he serial ports provide a complete synchronous serial interface  
with optional companding in hardware. A wide variety of  
framed or frameless data transmit and receive modes of opera-  
tion are available. Each SPORT can generate an internal  
programmable serial clock or accept an external serial clock.  
Booting circuitry provides for loading on-chip program memory  
automatically from byte-wide external memory. After reset,  
three wait states are automatically generated. T his allows, for  
example, a 60 ns ADSP-2101 to use a 200 ns EPROM as  
external boot memory. Multiple programs can be selected and  
loaded from the EPROM with no additional hardware.  
Each serial port has a 5-pin interface consisting of the following  
signals:  
Signal Nam e  
Function  
SCLK  
RFS  
T FS  
DR  
Serial Clock (I/O)  
T he data receive and transmit pins on SPORT 1 (Serial Port 1)  
can be alternatively configured as a general-purpose input flag  
and output flag. You can use these pins for event signalling to  
and from an external device. T he ADSP-2111 has three  
additional flag outputs whose states are controlled through  
software.  
Receive Frame Synchronization (I/O)  
T ransmit Frame Synchronization (I/O)  
Serial Data Receive  
DT  
Serial Data T ransmit  
T he ADSP-21xx serial ports offer the following capabilities:  
A programmable interval timer can generate periodic interrupts.  
A 16-bit count register (T COUNT ) is decremented every n  
cycles, where n–1 is a scaling value stored in an 8-bit register  
(T SCALE). When the value of the count register reaches zero,  
an interrupt is generated and the count register is reloaded from  
a 16-bit period register (T PERIOD).  
Bidir ectional—Each SPORT has a separate, double-buffered  
transmit and receive function.  
Flexible Clocking—Each SPORT can use an external serial  
clock or generate its own clock internally.  
REV. B  
–5–  
12345678...64

下载PDF

与ADSP-2101BP-100相关器件

型号 品牌 描述 获取价格 数据表
ADSP-2101BP-40 ROCHESTER 24-BIT, 10.24 MHz, OTHER DSP, CQCC68, PLASTIC, LCC-68

获取价格
ADSP-2101BP-50 ROCHESTER 24-BIT, 12.5 MHz, OTHER DSP, PQCC68, PLCC-68

获取价格
ADSP-2101BP-66 ADI ADSP-2100 Family DSP Microcomputers

获取价格
ADSP-2101BP-66 ROCHESTER Digital Signal Processor, CMOS,

获取价格
ADSP-2101BP-80 ADI ADSP-2100 Family DSP Microcomputers

获取价格
ADSP-2101BP-80 ROCHESTER 24-BIT, 20MHz, OTHER DSP, PQCC68, PLASTIC, LCC-68

获取价格

与ADSP-2101BP-100相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证