5秒后页面跳转
ADP1710AUJZ-1.8-R7 PDF预览

ADP1710AUJZ-1.8-R7

更新时间: 2024-01-01 11:06:08
品牌 Logo 应用领域
亚德诺 - ADI 线性稳压器IC调节器电源电路光电二极管输出元件
页数 文件大小 规格书
16页 422K
描述
150 mA, Low Dropout, CMOS Linear Regulator

ADP1710AUJZ-1.8-R7 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSOT
包装说明:VSSOP,针数:5
Reach Compliance Code:unknown风险等级:5.66
Is Samacsys:N最大回动电压 1:0.3 V
最大输入电压:5.5 V最小输入电压:2.5 V
JESD-30 代码:R-PDSO-G5JESD-609代码:e3
长度:2.9 mm湿度敏感等级:1
功能数量:1端子数量:5
工作温度TJ-Max:125 °C工作温度TJ-Min:-40 °C
最大输出电流 1:0.15 A最大输出电压 1:1.836 V
最小输出电压 1:1.764 V标称输出电压 1:1.8 V
封装主体材料:PLASTIC/EPOXY封装代码:VSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260调节器类型:FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
座面最大高度:1 mm表面贴装:YES
技术:CMOS端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.95 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:1.6 mmBase Number Matches:1

ADP1710AUJZ-1.8-R7 数据手册

 浏览型号ADP1710AUJZ-1.8-R7的Datasheet PDF文件第2页浏览型号ADP1710AUJZ-1.8-R7的Datasheet PDF文件第3页浏览型号ADP1710AUJZ-1.8-R7的Datasheet PDF文件第4页浏览型号ADP1710AUJZ-1.8-R7的Datasheet PDF文件第6页浏览型号ADP1710AUJZ-1.8-R7的Datasheet PDF文件第7页浏览型号ADP1710AUJZ-1.8-R7的Datasheet PDF文件第8页 
ADP1710/ADP1711  
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS  
1
2
3
5
IN  
GND  
EN  
OUT  
1
2
3
5
4
IN  
GND  
EN  
OUT  
BYP  
1
2
3
5
IN  
GND  
EN  
OUT  
ADP1710  
ADP1710  
ADP1711  
FIXED  
ADJUSTABLE  
TOP VIEW  
(Not to Scale)  
TOP VIEW  
(Not to Scale)  
TOP VIEW  
(Not to Scale)  
4
NC  
4
ADJ  
NC = NO CONNECT  
Figure 4. 5-Lead TSOT (UJ-Suffix)  
Figure 5. 5-Lead TSOT (UJ-Suffix)  
Figure 6. 5-Lead TSOT (UJ-Suffix)  
Table 4. Pin Function Descriptions  
ADP1710 ADP1710  
Fixed  
Pin No.  
Adjustable ADP1711  
Pin No.  
Pin No.  
Mnemonic Description  
1
2
3
1
2
3
1
2
3
IN  
GND  
EN  
Regulator Input Supply. Bypass IN to GND with a 1 μF or greater capacitor.  
Ground.  
Enable Input. Drive EN high to turn on the regulator; drive it low to turn off the  
regulator. For automatic startup, connect EN to IN.  
4
NC  
No Connect.  
4
5
ADJ  
BYP  
Adjust. A resistor divider from OUT to ADJ sets the output voltage.  
Connect a 1 nF or greater capacitor (10 nF is recommended) between BYP and GND  
to reduce the internal reference noise for low noise applications.  
4
5
5
OUT  
Regulated Output Voltage. Bypass OUT to GND with a 1 μF or greater capacitor.  
Rev. 0 | Page 5 of 16  
 

与ADP1710AUJZ-1.8-R7相关器件

型号 品牌 描述 获取价格 数据表
ADP1710AUJZ-2.5-R7 ADI 150 mA, Low Dropout, CMOS Linear Regulator

获取价格

ADP1710AUJZ-3.0-R7 ADI 150 mA, Low Dropout, CMOS Linear Regulator

获取价格

ADP1710AUJZ-3.3-R7 ADI 150 mA, Low Dropout, CMOS Linear Regulator

获取价格

ADP1710AUJZ-R7 ADI 150 mA, Low Dropout, CMOS Linear Regulator

获取价格

ADP1711 ADI 150 mA, Low Dropout, CMOS Linear Regulator

获取价格

ADP1711_15 ADI 150 mA, Low Dropout, CMOS Linear Regulator

获取价格