5秒后页面跳转
ADN2818ACP PDF预览

ADN2818ACP

更新时间: 2024-02-28 07:42:35
品牌 Logo 应用领域
亚德诺 - ADI 时钟
页数 文件大小 规格书
35页 318K
描述
Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery ICs

ADN2818ACP 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC32,.2SQ,20针数:32
Reach Compliance Code:compliantECCN代码:5A991.B.3
HTS代码:8542.39.00.01风险等级:5.25
Is Samacsys:N应用程序:SONET;SDH
JESD-30 代码:S-XQCC-N32JESD-609代码:e3
长度:5 mm湿度敏感等级:3
功能数量:1端子数量:32
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC32,.2SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1 mm子类别:ATM/SONET/SDH ICs
最大压摆率:0.217 mA标称供电电压:3.3 V
表面贴装:YES电信集成电路类型:ATM/SONET/SDH CLOCK RECOVERY CIRCUIT
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:5 mmBase Number Matches:1

ADN2818ACP 数据手册

 浏览型号ADN2818ACP的Datasheet PDF文件第3页浏览型号ADN2818ACP的Datasheet PDF文件第4页浏览型号ADN2818ACP的Datasheet PDF文件第5页浏览型号ADN2818ACP的Datasheet PDF文件第7页浏览型号ADN2818ACP的Datasheet PDF文件第8页浏览型号ADN2818ACP的Datasheet PDF文件第9页 
ADN2817/ADN2818  
Preliminary Technical Data  
BIT ERROR RATE MONITOR (BERMON) SPECIFICATIONS  
TA = TMIN to TMAX, VCC = VMIN to VMAX, VEE = 0 V, CF = 0.47 uF, SLICEP = SLICEN = VEE, Input Data Pattern: PRBS 223 − 1,  
unless otherwise noted.  
Table 4.  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
BERMON Primary Mode  
BER Accuracy  
I2C Controlled Eye Profiling  
Input BER Range 1e-3 to 1e-12, Input  
DJ<0.4UI, DJ Ceiling>1e-2.  
+/-1  
Decades  
Asymmetry <0.1UI. Requires external  
data processing algorithms to  
implement Q factor extrapolation.  
Number of data bits to collect  
pseudo-errors. User programmable in  
increment factors of 23 over the range  
218 to 239.  
Numbits  
218  
239  
UI  
Measurement Time  
Sample Phase Adjust Resolution  
BER Range  
Numbits/Datarate  
6
s
degrees  
BER  
5e-2  
Power Increase  
BER On  
BER Standby  
177  
88  
mW  
mW  
BERMON Secondary Mode  
Analog Voltage Output  
BER Accuracy  
Input BER Range 1e-3 to 1e-9, Input  
DJ=0 UI, DJ Ceiling>1e-2. Asymmetry  
=0 UI. BER is read as a voltage on pin  
VBER, when Automode = 0.  
+/-1  
Decades  
BER Accuracy  
Input BER Range 1e-3 to 1e-9, Input  
DJ=0.2 UI, DJ Ceiling>1e-2.  
Asymmetry =0 UI. BER is read as a  
voltage on pin VBER, when Automode  
= 0.  
+1/-2  
Decades  
Numbits  
Number of data bits to collect  
pseudo-errors.  
227  
UI  
Measurement Time  
2.5Gb/s  
1Gb/s  
155Mb/s  
10Mb/s  
0.054  
0.134  
0.865  
1.34  
6
s
s
s
s
Sample Phase Adjust Resolution  
VBER  
degrees  
V
see Figure xx  
0.1  
0.9  
Power Increase  
BER Automode  
177  
mW  
Rev. PrA | Page 6 of 35  

ADN2818ACP 替代型号

型号 品牌 替代类型 描述 数据表
ADN2818ACPZ-RL ADI

功能相似

Continuous Rate 10 Mbps to 2.7 Gbps Clock and Data Recovery ICs

与ADN2818ACP相关器件

型号 品牌 获取价格 描述 数据表
ADN2818ACP-RL ADI

获取价格

Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery ICs
ADN2818ACP-RL7 ADI

获取价格

Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery ICs
ADN2818ACPZ ADI

获取价格

Continuous Rate 10 Mbps to 2.7 Gbps Clock and Data Recovery ICs
ADN2818ACPZ-500RL7 ADI

获取价格

ADN2818ACPZ-500RL7
ADN2818ACPZ-RL ADI

获取价格

Continuous Rate 10 Mbps to 2.7 Gbps Clock and Data Recovery ICs
ADN2818ACPZ-RL7 ADI

获取价格

Continuous Rate 10 Mbps to 2.7 Gbps Clock and Data Recovery ICs
ADN2819 ADI

获取价格

Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2819ACP-CML ADI

获取价格

Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2819ACP-CML-RL ADI

获取价格

Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2819ACPZ-CML1 ADI

获取价格

Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp