Datasheet > ADL5330ACPZ-R2

ADL5330ACPZ-R2

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
24页	865K
描述
10 MHz to 3 GHz VGA with 60 dB Gain Control Range

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADL5330ACPZ-R2 数据手册

ADL5330

Parameter

Conditions

Min

Typ

Max

Unit

2200 MHz

Gain Control Span

Maximum Gain

Minimum Gain

Gain Flatness vs. Frequency

3 dB gain law conformance

V_GAIN= 1.4 V

V_GAIN= 0.6 V

30 MHz around center frequencyꢀ

V_GAIN= 1.0 V (differential output)

−30

0.23

Gain Control Slope

Gain Control Intercept

Input Compression Point

Output Third-Order Intercept (OIP3)

Output Noise Floor¹

Noise Figure

16.7

1.06

0.9

−2.0

21.2

−147

12.5

−11.7

−9.5

mV/dB

Gain = 0 dBꢀ gain = slope (V_GAIN− intercept)

V_GAIN= 1.2 V

V_GAIN= 1.4 V

20 MHz carrier offsetꢀ V_GAIN= 1.4 V

V_GAIN= 1.4 V

dBm

dBm/Hz

Input Return Loss²

1 V < V_GAIN< 1.4 V

Output Return Loss²

2700 MHz

Gain Control Span

Maximum Gain

Minimum Gain

Gain Flatness vs. Frequency

3 dB gain law conformance

V_GAIN= 1.4 V

V_GAIN= 0.7 V

30 MHz around center frequencyꢀ

V_GAIN= 1.0 V (differential output)

−32

0.3

Gain Control Slope

Gain Control Intercept

Input Compression Point

Output Third-Order Intercept (OIP3)

Output Noise Floor¹

1.15

1.2

−0.9

−152

14.7

−9.7

−5

mV/dB

Gain = 0 dBꢀ gain = slope (V_GAIN− intercept)

V_GAIN= 1.2 V

V_GAIN= 1.4 V

20 MHz carrier offsetꢀ V_GAIN= 1.4 V

V_GAIN= 1.4 V

dBm

dBm/Hz

Noise Figure

Input Return Loss²

1 V < V_GAIN< 1.4 V

Output Return Loss²

GAIN CONTROL INPUT

Gain Control Voltage Range³

Incremental Input Resistance

Response Time

GAIN pin

1.4

GAIN pin to COM1 pin

380

MΩ

Full scale: to within 1 dB of final gain

3 dB gain stepꢀ P_OUTto within 1 dB of final gain

Pin VPS1ꢀ Pin VPS2ꢀ Pin COM1ꢀ Pin COM2ꢀ Pin ENBL

POWER SUPPLIES

Voltage

4.75

5.25

Currentꢀ Nominal Active

V_GN= 0 V

V_GN= 1.4 V

ENBL = LO

100

215

250

μA

Currentꢀ Disabled

¹Noise floor varies slightly with output power level. See Figure 9 through Figure 13.

²See Figure 27 and Figure 29 for differential input and output impedances.

³Minimum gain voltage varies with frequency. See Figure 3 through Figure 7.

Rev. A | Page 4 of 24

1 2 345 6 7...24

下载PDF

与ADL5330ACPZ-R2相关器件

型号	品牌	描述	获取价格	数据表
ADL5330ACPZ-REEL7	ADI	10 MHz to 3 GHz VGA with 60 dB Gain Control Range	获取价格
ADL5330ACPZ-WP	ADI	10 MHz to 3 GHz VGA with 60 dB Gain Control Range	获取价格
ADL5330-EVAL	ADI	10 MHz to 3 GHz VGA with 60 dB Gain Control Range	获取价格
ADL5331	ADI	1 MHz to 1.2 GHz VGA with 30 dB Gain Control Range	获取价格
ADL5331ACPZ-R7	ADI	1 MHz to 1.2 GHz VGA with 30 dB Gain Control Range	获取价格
ADL5331ACPZ-WP	ADI	1 MHz to 1.2 GHz VGA with 30 dB Gain Control Range	获取价格