Data Sheet
ADG1634L
4.7 Ω RON, Quad SPDT Switch with 1.2 V and 1.8 V JEDEC Logic Compliance
FEATURES
FUNCTIONAL BLOCK DIAGRAM
► 4.7 Ω typical on resistance for ±5 V dual supply at 25°C
► 1.2 Ω on-resistance flatness for ±5 V dual supply at 25°C
► Fully specified at ±5 V, +12 V, +5 V, and +3.3 V
► ±3.3 V to ±8 V dual-supply operation
► 3.3 V to 16 V single-supply operation
► VL supply for low logic level compatibility
► 1.8 V JEDEC standard compliant
► 1.2 V JEDEC standard compliant
► Rail-to-rail operation
► 24-lead, 4 mm × 4 mm LFCSP
APPLICATIONS
► Communication systems
► Medical systems
► Audio signal routing
Figure 1.
► Video signal routing
PRODUCT HIGHLIGHTS
► Automatic test equipment
► Data acquisition systems
► Battery-powered systems
► FPGA and microcontroller systems
► Sample-and-hold systems
► Relay replacements
1. 8.2 Ω maximum on resistance over temperature.
2. Minimum distortion.
3. VL supply for low logic level compatibility.
4. JEDEC standard compliant for both 1.2 V and 1.8 V logic levels.
5. Guaranteed switch off when digital inputs are floating.
6. 24-lead, 4 mm × 4 mm LFCSP.
GENERAL DESCRIPTION
The ADG1634L is a monolithic industrial CMOS (iCMOS®) analog
switch comprising four independently selectable single-pole, dou-
ble-throw (SPDT) switches, respectively.
All channels exhibit break-before-make switching action that pre-
vents momentary shorting when switching channels. An EN input
on the ADG1634L is used to enable or disable the device. When
disabled, all channels are switched off. The switch is enabled with a
Logic 1 EN input, while the INx input defines the state of the SPDT
switch (see Table 12).
The ultralow on resistance and on-resistance flatness of the switch
makes it an ideal solution for data acquisition and gain switching
applications, where low distortion is critical. iCMOS construction
ensures ultra low power dissipation, making the device ideally
suited for portable and battery-powered instruments.
An external VL supply provides flexibility for lower logic control. The
ADG1634L is both 1.2 V and 1.8 V JEDEC standard compliant.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog
Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to
change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
DOCUMENT FEEDBACK
TECHNICAL SUPPORT