5秒后页面跳转
ADF4111BRUZ-RL7 PDF预览

ADF4111BRUZ-RL7

更新时间: 2024-02-21 19:51:44
品牌 Logo 应用领域
亚德诺 - ADI 信号电路锁相环或频率合成电路射频光电二极管信息通信管理
页数 文件大小 规格书
28页 428K
描述
RF PLL Frequency Synthesizers

ADF4111BRUZ-RL7 技术参数

是否无铅:含铅是否Rohs认证:符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:5A991.B
HTS代码:8542.39.00.01风险等级:1.18
Is Samacsys:N其他特性:6-BIT SWALLOW COUNTER
模拟集成电路 - 其他类型:PLL FREQUENCY SYNTHESIZERJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:5 mm
湿度敏感等级:1功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3/5 V
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:PLL or Frequency Synthesis Circuits最大供电电流 (Isup):2.5 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

ADF4111BRUZ-RL7 数据手册

 浏览型号ADF4111BRUZ-RL7的Datasheet PDF文件第1页浏览型号ADF4111BRUZ-RL7的Datasheet PDF文件第3页浏览型号ADF4111BRUZ-RL7的Datasheet PDF文件第4页浏览型号ADF4111BRUZ-RL7的Datasheet PDF文件第5页浏览型号ADF4111BRUZ-RL7的Datasheet PDF文件第6页浏览型号ADF4111BRUZ-RL7的Datasheet PDF文件第7页 
ADF4110/ADF4111/ADF4112/ADF4113  
Data Sheet  
TABLE OF CONTENTS  
Features .............................................................................................. 1  
Phase Frequency Detector (PFD) and Charge Pump............ 13  
Muxout and Lock Detect........................................................... 13  
Input Shift Register .................................................................... 13  
Function Latch............................................................................ 19  
Initialization Latch ..................................................................... 20  
Device Programming after Initial Power-Up ......................... 20  
Resynchronizing the Prescaler Output.................................... 21  
Applications..................................................................................... 22  
Local Oscillator for GSM Base Station Transmitter .............. 22  
Using a D/A Converter to Drive the RSET Pin......................... 23  
Shutdown Circuit ....................................................................... 23  
Wideband PLL............................................................................ 23  
Direct Conversion Modulator .................................................. 25  
Interfacing ................................................................................... 26  
PCB Design Guidelines for Chip Scale Package .................... 26  
Outline Dimensions....................................................................... 27  
Ordering Guide............................................................................... 28  
Applications....................................................................................... 1  
General Description ......................................................................... 1  
Functional Block Diagram .............................................................. 1  
Revision History ............................................................................... 2  
Specifications..................................................................................... 3  
Timing Characteristics..................................................................... 5  
Absolute Maximum Ratings............................................................ 6  
Transistor Count........................................................................... 6  
ESD Caution.................................................................................. 6  
Pin Configurations and Function Descriptions ........................... 7  
Typical Performance Characteristics ............................................. 8  
Circuit Description......................................................................... 12  
Reference Input Section............................................................. 12  
RF Input Stage............................................................................. 12  
Prescaler (P/P + 1)...................................................................... 12  
A and B Counters ....................................................................... 12  
R Counter .................................................................................... 12  
REVISION HISTORY  
1/13—Rev. E to Rev. F  
3/03—Data sheet changed from Rev. A to Rev. B.  
Changes to Table 1.............................................................................4  
Changes to Ordering Guide ...........................................................28  
Edits to Specifications.......................................................................2  
Updated OUTLINE DIMENSIONS .............................................24  
8/12—Rev. D to Rev. E  
1/01—Data sheet changed from Rev. 0 to Rev. A.  
Changed CP-20-1 to CP-20-6 ...........................................Universal  
Updated Outline Dimensions........................................................28  
Changes to Ordering Guide ...........................................................28  
Changes to DC Specifications in B Version, B Chips,  
Unit, and Test Conditions/Comments Columns .....................2  
Changes to Absolute Maximum Rating .........................................4  
Changes to FRINA Function Test .....................................................5  
Changes to Figure 8...........................................................................7  
New Graph Added—TPC 22 ...........................................................9  
Change to PD Polarity Box in Table V .........................................15  
Change to PD Polarity Box in Table VI........................................16  
Change to PD Polarity Paragraph .................................................17  
Addition of New Material  
5/12—Rev. C to Rev. D  
Changes to Figure 2...........................................................................5  
Changes to Figure 4 and Table 4......................................................7  
Updated Outline Dimensions........................................................28  
Changes to Ordering Guide ...........................................................28  
3/04—Data sheet changed from Rev. B to Rev. C.  
(PCB Design Guidelines for Chip–Scale package) ................23  
Replacement of CP-20 Outline with CP-20 [2] Outline ............24  
Updated Format..................................................................Universal  
Changes to Specifications .................................................................2  
Changes to Figure 32.......................................................................22  
Changes to the Ordering Guide.....................................................28  
Rev. F | Page 2 of 28  
 

与ADF4111BRUZ-RL7相关器件

型号 品牌 描述 获取价格 数据表
ADF4112 ADI RF PLL Frequency Synthesizers

获取价格

ADF4112_15 ADI RF PLL Frequency Synthesizers

获取价格

ADF4112BCP ADI RF PLL Frequency Synthesizers

获取价格

ADF4112BCP-REEL ADI IC PLL FREQUENCY SYNTHESIZER, 3000 MHz, CQCC20, MO-220-VGGD, LFCSP-20, PLL or Frequency Sy

获取价格

ADF4112BCP-REEL7 ADI IC PLL FREQUENCY SYNTHESIZER, 3000 MHz, CQCC20, MO-220-VGGD, LFCSP-20, PLL or Frequency Sy

获取价格

ADF4112BCPZ ADI RF PLL Frequency Synthesizers

获取价格