5秒后页面跳转
ADES1756 PDF预览

ADES1756

更新时间: 2024-04-09 18:58:24
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
322页 3761K
描述
14-Channel, High-Voltage Data-Acquisition Systems

ADES1756 数据手册

 浏览型号ADES1756的Datasheet PDF文件第5页浏览型号ADES1756的Datasheet PDF文件第6页浏览型号ADES1756的Datasheet PDF文件第7页浏览型号ADES1756的Datasheet PDF文件第9页浏览型号ADES1756的Datasheet PDF文件第10页浏览型号ADES1756的Datasheet PDF文件第11页 
14-Channel, High-Voltage Data-  
Acquisition Systems  
ADES1754/ADES1755/ADES1756  
(V  
= +56V, T = T  
to T  
unless otherwise noted, where T  
= -40°C and T  
= +105°C. Typical values are at T = +25°C.  
MAX A  
DCIN  
A
MIN  
MAX  
MIN  
Operation is with the recommend application circuit. (Note 5))  
PARAMETER  
SYMBOL  
CONDITIONS  
< 30mA  
DDL2/3  
MIN  
3.2  
30  
TYP  
MAX  
UNITS  
V
3.3V Regulator Output  
Voltage  
V
0 ≤ I  
3.3  
3.4  
DDL2/3_REG  
I
V
shorted to AGND  
DDL2/3  
Short-Circuit Current  
mA  
DDL2/3_SC  
1.8V REGULATOR (V  
)
AA  
1.8V Regulator Output  
Voltage  
V
0 ≤ I < 3mA  
AA  
1.71  
10  
1.8  
1.89  
1.65  
V
mA  
V
AA  
I
V
V
shorted to AGND  
Short-Circuit Current  
AA_SC  
AA  
AA  
V
V
1.8REG_POR  
RISE  
rising  
1.3  
1.5  
50  
POR Threshold  
1.8REG_POR  
HYS  
mV  
THERMAL SHUTDOWN  
Thermal Shutdown  
Temperature  
Thermal Shutdown  
Hysteresis  
T
Temperature rising; Note 8  
+145  
15  
°C  
°C  
SHDN  
T
Note 8  
HYS  
HV CHARGE PUMP  
9V ≤ V  
≤ 12V, I  
= 1.5mA  
= 3mA  
LOAD  
6.5  
6.5  
6.9  
6.9  
7.4  
7.4  
Output Voltage (V  
-
-
DCIN  
LOAD  
HV  
V
V
HV-DCIN  
V
)
12V ≤ V  
14V ≤ V  
≤ 65V, I  
≤ 65V, I  
DCIN  
DCIN  
DCIN  
Output Voltage (V  
V
= 3mA,  
LOAD  
HV  
HV-  
8.0  
8.5  
38  
9.0  
V
V
)
FLXPCKEN1/2 = 1b  
V = 57.6V; Note 16  
DCIN  
DCIN_FLEX  
TOPCELL  
Eff  
Charge Pump Efficiency  
OSCILLATORS  
%
HVCP  
f
LFOSC Frequency  
HFOSC Frequency  
32.11  
15.68  
32.768  
16  
33.42  
16.32  
kHz  
LFOSC  
f
MHz  
HFOSC  
DIAGNOSTIC TEST SOURCES  
CTSTDAC[3:0] = 9h, V < V  
-
-
C0  
DDL2/3  
50  
36  
62.5  
45  
75  
54  
1.4V, V  
= 3.3V  
DDL2/3  
CTSTDAC[3:0] = 6h, V < V  
C0  
DDL2/3  
1.4V, V  
= 3.3V  
Cell Test Source  
I
DDL2/3  
µA  
µA  
µA  
TSTCn  
CTSTDAC[3:0] = 6h, V  
> V  
+
Current  
C1-C14  
AGND  
-54  
-75  
25  
-45  
-36  
-50  
37.5  
27  
1.4V  
CTSTDAC[3:0] = 9Fh, V  
+ 1.4V  
CTSTDAC[3:0] = 9h, V < V - 1.4V,  
> V  
AGND  
C1-C14  
-62.5  
31.25  
22.5  
62.5  
45  
Cn  
HV  
V
= 53.5V  
HV  
HVMUX Test Source  
Current  
I
TSTHVMUX  
CTSTDAC[3:0] = 6h, V < V - 1.4V,  
Cn  
HV  
18  
V
= 53.5V  
HV  
CTSTDAC[3:0] = 9h, V  
< V  
DDL2/3  
AUXINn  
AUXINn  
AUXINn  
AUXINn  
50  
75  
- 1.4V, V  
= 3.3V  
DDL2/3  
CTSTDAC[3:0] = 6h, V  
1.4V, V = 3.3V  
< V  
> V  
DDL2/3  
36  
54  
AUXIN Test Source  
Current  
DDL2/3  
I
TSTAUXIN  
CTSTDAC[3:0] = 6h, V  
AGND  
-54  
-75  
-45  
-36  
-50  
+ 1.4V  
CTSTDAC[3:0] = 9h, V  
> V  
AGND  
-62.5  
+ 1.4V  
DIAGNOSTIC REFERENCES  
www.analog.com  
Analog Devices | 8