ADC084S021
SNAS279E –APRIL 2005–REVISED MARCH 2013
www.ti.com
ADC084S021 Timing Specifications
The following specifications apply for VA = +2.7V to 5.25V, GND = 0V, fSCLK = 0.8 MHz to 3.2 MHz, fSAMPLE = 50 ksps to 200
ksps, CL = 50 pF, Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25°C.
(1)
Symbol
Parameter
Conditions
Typical
Limits
10
Units
VA
=
(2)
(2)
+3.0V
tCSU
Setup Time SCLK High to CS Falling Edge
VA = +5.0V
−0.5
+4.5
+1.5
+4
VA = +3.0V
VA = +5.0V
VA = +3.0V
VA = +5.0V
VA = +3.0V
VA = +5.0V
tCLH
Hold time SCLK Low to CS Falling Edge
Delay from CS Until DOUT active
10
30
30
ns (min)
ns (max)
ns (max)
tEN
+2
+16.5
+15
+3
tACC
Data Access Time after SCLK Falling Edge
tSU
tH
tCH
tCL
Data Setup Time Prior to SCLK Rising Edge
Data Valid SCLK Hold Time
SCLK High Pulse Width
10
10
ns (min)
ns (min)
+3
0.5 x tSCLK 0.3 x tSCLK ns (min)
SCLK Low Pulse Width
0.5 x tSCLK 0.3 x tSCLK ns (min)
VA = +3.0V
VA = +5.0V
VA = +3.0V
VA = +5.0V
1.7
1.2
Output Falling
Output Rising
tDIS
CS Rising Edge to DOUT High-Impedance
20
ns (max)
1.0
1.0
(1) Tested limits are specified to TI's AOQL (Average Outgoing Quality Level).
(2) Clock may be either high or low when CS is asserted as long as setup and hold times tCSU and tCLH are strictly observed.
Timing Diagrams
Power Down
Power Up
Power Up
Hold
Track
Hold
10
Track
CS
1
2
3
4
5
6
7
8
9
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
10
SCLK
Control register
b4 b3 b2
Control register
b4 b3
b7
b6
b5
b2
b1
b0
b7
b6
b5
b1
b0
DIN
DOUT
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
DB7 DB6 DB5 DB4 DB3
Figure 2. ADC084S021 Operational Timing Diagram
6
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: ADC084S021