ADA4950-1/ADA4950-2
ABSOLUTE MAXIMUM RATINGS
The power dissipated in the package (PD) is the sum of the quies-
cent power dissipation and the power dissipated in the package
due to the load drive. The quiescent power is the voltage between
the supply pins (VS) times the quiescent current (IS). The power
dissipated due to the load drive depends upon the particular
application. The power dissipated due to the load drive is calcu-
lated by multiplying the load current by the associated voltage
drop across the device. RMS voltages and currents must be used
in these calculations.
Table 7.
Parameter
Rating
Supply Voltage
11 V
Power Dissipation
See Figure 4
±± ꢀm
Input Current, +INx, −INx, PD
Storage Teꢀperature Range
Operating Teꢀperature Range
mDm49±0-1
mDm49±0-2
Lead Teꢀperature (Soldering, 10 sec)
Junction Teꢀperature
−6±°C to +12±°C
−40°C to +10±°C
−40°C to +10±°C
300°C
Airflow increases heat dissipation, effectively reducing θJA. In
addition, more metal directly in contact with the package leads/
exposed pad from metal traces, through holes, ground, and
power planes reduces θJA.
1±0°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
Figure 4 shows the maximum safe power dissipation in the
package vs. the ambient temperature for the single 16-lead
LFCSP (91°C/W) and the dual 24-lead LFCSP (65°C/W) on
a JEDEC standard 4-layer board with the exposed pad soldered
to a PCB pad that is connected to a solid plane.
3.5
THERMAL RESISTANCE
3.0
2.5
θJA is specified for the device (including exposed pad) soldered
to a high thermal conductivity 2s2p printed circuit board, as
described in EIA/JESD51-7.
2.0
ADA4950-2
Table 8. Thermal Resistance
Package Type
1.5
θJA
θJC
28
16
Unit
°C/W
°C/W
ADA4950-1
mDm49±0-1, 16-Lead LFCSP (Exposed Pad) 91
mDm49±0-2, 24-Lead LFCSP (Exposed Pad) 6±
1.0
0.5
0
MAXIMUM POWER DISSIPATION
–40
–20
0
20
40
60
80
100
The maximum safe power dissipation in the ADA4950-x package
is limited by the associated rise in junction temperature (TJ) on
the die. At approximately 150°C, which is the glass transition
temperature, the plastic changes its properties. Even temporarily
exceeding this temperature limit can change the stresses that the
package exerts on the die, permanently shifting the parametric
performance of the ADA4950-x. Exceeding a junction temper-
ature of 150°C for an extended period can result in changes in
the silicon devices, potentially causing failure.
AMBIENT TEMPERATURE (°C)
Figure 4. Maximum Power Dissipation vs. Ambient Temperature
for a 4-Layer Board
ESD CAUTION
Rev. 0 | Page 7 of 28