5秒后页面跳转
AD9806 PDF预览

AD9806

更新时间: 2024-02-26 18:56:32
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
12页 134K
描述
Complete 10-Bit 18 MSPS CCD Signal Processor

AD9806 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:PLASTIC, LQFP-48针数:48
Reach Compliance Code:unknown风险等级:5.82
商用集成电路类型:CONSUMER CIRCUITJESD-30 代码:S-PQFP-G48
JESD-609代码:e3长度:7 mm
湿度敏感等级:3功能数量:1
端子数量:48最高工作温度:85 °C
最低工作温度:-20 °C封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):260
认证状态:COMMERCIAL座面最大高度:1.6 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
表面贴装:YES温度等级:OTHER
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:7 mm

AD9806 数据手册

 浏览型号AD9806的Datasheet PDF文件第4页浏览型号AD9806的Datasheet PDF文件第5页浏览型号AD9806的Datasheet PDF文件第6页浏览型号AD9806的Datasheet PDF文件第8页浏览型号AD9806的Datasheet PDF文件第9页浏览型号AD9806的Datasheet PDF文件第10页 
AD9806  
TIMING SPECIFICATIONS  
CCD  
N
N+1  
N+2  
N+3  
N+4  
tID  
SHP  
tINHIBIT  
tID  
SHD  
ADCCLK  
tH  
tOD  
OLD  
ADCCLK RISING EDGE PLACEMENT  
N0  
N9  
N8  
N7  
N6  
N5  
D0D9  
NOTES:  
1. SHP AND SHD SHOULD BE OPTIMALLY ALIGNED WITH THE CCD SIGNAL. SAMPLES ARE TAKEN AT THE RISING EDGES.  
2. ADCCLK RISING EDGE MUST OCCUR AT LEAST 15ns AFTER THE RISING EDGE OF SHP (tINHIBIT).  
3. RECOMMENDED PLACEMENT FOR ADCCLK RISING EDGE IS BETWEEN THE RISING EDGE OF SHD AND FALLING EDGE OF SHP.  
4. OUTPUT LATENCY IS 9 CYCLES.  
5. ACTIVE LOW CLOCK PULSE MODE IS SHOWN.  
Figure 1. CCD-MODE Timing  
N+1  
N+5  
N
N+4  
VIDEO  
INPUT  
N+2  
N+3  
tOD  
tID  
ADCCLK  
tHOLD  
N9  
N8  
N7  
N6  
N5  
D0D9  
NOTE:  
EXAMPLE OF OUTPUT DATA LATCHED BY ADCCLK RISING EDGE.  
Figure 2. AUX-, AUXMID-, ADC-Mode Timing  
EFFECTIVE  
PIXELS  
BLANKING  
INTERVAL  
EFFECTIVE  
PIXELS  
OPTICAL BLACK  
DUMMY BLACK  
CCD  
SIGNAL  
CLPOB  
CLPDM  
PBLK  
NOTES:  
1. CLPOB PULSEWIDTH SHOULD BE A MINIMUM OF 10 OB PIXELS WIDE, 20 OB PIXELS ARE RECOMMENDED.  
2. CLPDM PULSEWIDTH SHOULD BE AT LEAST 1s WIDE.  
3. PBLK IS NOT REQUIRED, BUT RECOMMENDED IF THE CCD SIGNAL AMPLITUDE EXCEEDS 1V p-p.  
4. CLPDM OVERWRITES PBLK.  
5. ACTIVE LOW CLAMP PULSE MODE IS SHOWN.  
Figure 3. CCD-MODE Clamp Timing  
REV. 0  
–7–  

与AD9806相关器件

型号 品牌 描述 获取价格 数据表
AD9806KST ADI Complete 10-Bit 18 MSPS CCD Signal Processor

获取价格

AD9806KST ROCHESTER SPECIALTY CONSUMER CIRCUIT, PQFP48, PLASTIC, LQFP-48

获取价格

AD9806KSTZ ROCHESTER SPECIALTY CONSUMER CIRCUIT, PQFP48, PLASTIC, LQFP-48

获取价格

AD9806KSTZRL ADI Complete 10-Bit 18 MSPS CCD Signal Processor

获取价格

AD9807 ADI Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors

获取价格

AD9807JS ADI Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors

获取价格