5秒后页面跳转
AD9389/PCB PDF预览

AD9389/PCB

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
48页 926K
描述
800 MHz High Performance HDMI/DVI Transmitter

AD9389/PCB 数据手册

 浏览型号AD9389/PCB的Datasheet PDF文件第4页浏览型号AD9389/PCB的Datasheet PDF文件第5页浏览型号AD9389/PCB的Datasheet PDF文件第6页浏览型号AD9389/PCB的Datasheet PDF文件第8页浏览型号AD9389/PCB的Datasheet PDF文件第9页浏览型号AD9389/PCB的Datasheet PDF文件第10页 
AD9389  
Pin Type  
Pin No.  
Mnemonic  
Tx0+  
Tx0−  
Description  
Value  
31, 30  
Differential Output Channel 0  
Differential Output Channel 0 Complement  
Interrupt  
TMDS  
40  
INT  
1.8 V CMOS  
POWER SUPPLY  
24, 29, 36, 41  
1, 61, 62, 63, 64  
16, 19, 20, 21  
15, 17, 18, 22,  
26, 32, 39, 42,  
43, 59, 60, 79,  
80  
AVDD  
DVDD  
PVDD  
GND  
Output Power Supply  
Digital and I/O Power Supply  
PLL Power Supply  
Ground  
1.8 V  
1.8 V  
1.8 V  
0 V  
CONTROL  
47  
46  
45  
44  
SDA  
SCL  
DDSDA  
DDCSCL  
NC  
Serial Port Data I/O  
3.3 V CMOS  
3.3 V CMOS  
3.3 V CMOS  
3.3 V CMOS  
Serial Port Data Clock (100 kHz Maximum)  
Serial Port Data I/O to Receiver  
Serial Port Data Clock to Receiver  
No Connect.  
NO CONNECT  
48, 49  
Table 5. Pin Function Descriptions  
Pin Mnemonic  
Description  
OUTPUTS  
TxC+  
TxC−  
Differential Clock Output at Pixel Clock Rate; Transition Minimized Differential Signaling (TMDS).  
Differential Clock Output Complement.  
Tx2+  
Tx2−  
Differential Output of the Red Data at 10× the Pixel Clock Rate; TMDS.  
Differential Red Output Complement.  
Tx1+  
Tx1−  
Differential Output of the Green Data at 10× the Pixel Clock Rate; TMDS.  
Differential Green Output Complement.  
Tx0+  
Tx0−  
Differential Output of the Blue Data at 10× the Pixel Clock Rate; TMDS.  
Differential Blue Output Complement.  
INT  
Interrupt.  
SERIAL PORT (2-WIRE)  
SDA  
Serial Port Data I/O.  
SCL  
Serial Port Data Clock.  
DDSDA  
DDCSCL  
Serial Port Data I/O Master to Receiver.  
Serial Port Data Clock Master to Receiver.  
For a full, functional description of the 2-wire serial register, refer to the 2-Wire Serial Control Port section.  
INPUTS  
D[23:0]  
CLK  
Digital Input in RGB or YCbCr Format.  
Video Clock Input.  
DE  
Data Enable for Video Data.  
HSYNC  
VSYNC  
EXT_SW  
HPD  
S/PDIF  
MCLK  
I2S[3:0]  
I2S CLK  
LRCLK  
PD/A0  
Horizontal Sync Input.  
Vertical Sync Input. This is the input for vertical sync.  
Place an 887 Ω resistor (1% tolerance) between this pin and ground.  
Hot Plug Detect. This indicates to the interface whether the receiver is connected.  
S/PDIF Audio Input. This is the audio input from a Sony/Philips Digital Interface.  
Audio Reference Clock. Can be set from 128 × fS to 512 × fS.  
I2S Audio Inputs. These represent the eight channels of audio (two per input) available through I2S.  
I2S Audio Clock.  
Left/Right Channel Selection.  
Power Down.  
Rev. 0 | Page 7 of 48  

与AD9389/PCB相关器件

型号 品牌 描述 获取价格 数据表
AD9389A ADI High Performance HDMI/DVI Transmitter

获取价格

AD9389AKCPZ-80 ADI High Performance HDMI/DVI Transmitter

获取价格

AD9389B ADI High Performance HDMI/DVI Transmitter

获取价格

AD9389B/PCB ADI High Performance HDMI/DVI Transmitter

获取价格

AD9389BBCPZ-165 ADI High Performance HDMI/DVI Transmitter

获取价格

AD9389BBCPZ-80 ADI High Performance HDMI/DVI Transmitter

获取价格