5秒后页面跳转
AD8564 PDF预览

AD8564

更新时间: 2024-02-13 11:01:30
品牌 Logo 应用领域
亚德诺 - ADI 比较器
页数 文件大小 规格书
8页 117K
描述
Quad 7 ns Single Supply Comparator

AD8564 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.29
放大器类型:COMPARATOR最大平均偏置电流 (IIB):9 µA
25C 时的最大偏置电流 (IIB):0.4 µA最大输入失调电压:10000 µV
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:9.9 mm湿度敏感等级:1
负供电电压上限:-7 V标称负供电电压 (Vsup):-5 V
功能数量:4端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:5,5/10,GND/-5 V认证状态:Not Qualified
标称响应时间:8 ns座面最大高度:1.75 mm
子类别:Comparator最大压摆率:15.6 mA
供电电压上限:7 V标称供电电压 (Vsup):5 V
表面贴装:YES温度等级:AUTOMOTIVE
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
Base Number Matches:1

AD8564 数据手册

 浏览型号AD8564的Datasheet PDF文件第2页浏览型号AD8564的Datasheet PDF文件第3页浏览型号AD8564的Datasheet PDF文件第4页浏览型号AD8564的Datasheet PDF文件第5页浏览型号AD8564的Datasheet PDF文件第7页浏览型号AD8564的Datasheet PDF文件第8页 
AD8564  
INPUT STAGE AND BIAS CURRENTS  
The input signal is connected directly to the inverting input of  
the comparator. The output is fed back to the noninverting  
input through R2 and R1. The ratio of R1 to R1 + R2 estab-  
lishes the width of the hysteresis window with VREF setting the  
center of the window, or the average switching voltage. The  
output will switch high when the input voltage is greater than  
VHI and will not switch low again until the input voltage is less  
than VLO as given in Equation 1:  
The AD8564 uses a PNP differential input stage which enables  
the input common-mode range to extend all the way from the  
negative supply rail to within 2.2 V of the positive supply rail.  
The input common-mode voltage can be found as the average of  
the voltage at the two inputs of the device. To ensure the fastest  
response time, care should be taken to not allow the input  
common-mode voltage to exceed this voltage.  
The input bias current for the AD8564 is 4 µA. As with any  
PNP differential input stage, this bias current will go to zero on  
an input that is high and will double on an input that is low.  
Care should be taken in choosing resistor values to be connected  
to the inputs as large resistors could cause significant voltage  
drops due to the input bias current.  
R1  
VHI = V –1–V  
+VREF  
(
)
+
REF  
R1+ R2  
(1)  
R1  
VLO =VREF 1–  
R1+ R2  
The input capacitance for the AD8564 is typically 3 pF. This is  
measured by inserting a ksource resistance to the input and  
measuring the change in propagation delay.  
Where V+ is the positive supply voltage.  
The capacitor CF can also be added to introduce a pole into the  
feedback network. This has the effect of increasing the amount  
of hysteresis at high frequencies. This can be useful when com-  
paring a relatively slow signal in a high frequency noise environ-  
USING HYSTERESIS  
Hysteresis can easily be added to a comparator through the  
addition of positive feedback. Adding hysteresis to a comparator  
offers an advantage in noisy environments where it is not desir-  
able for the output to toggle between states when the input  
signal is near the switching threshold. Figure 14 shows a method  
for configuring the AD8564 with hysteresis.  
1
ment. At frequencies greater than fP =  
, the hysteresis  
2π CF R2  
window approaches VHI = V+ – 1 V and VLO = 0 V. At frequen-  
cies less than fP the threshold voltages remain as in Equation 1.  
COMPARATOR  
SIGNAL  
R2  
R1  
V
REF  
C
F
Figure 14. Configuring the AD8564 with Hysteresis  
6–  
REV. A  

与AD8564相关器件

型号 品牌 描述 获取价格 数据表
AD8564_07 ADI Quad 7 ns Single Supply Comparator

获取价格

AD8564AN ADI Quad 7 ns Single Supply Comparator

获取价格

AD8564ANZ ADI Quad 7 ns Single Supply Comparator

获取价格

AD8564AR ADI Quad 7 ns Single Supply Comparator

获取价格

AD8564AR-REEL ADI Quad 7 ns Single Supply Comparator

获取价格

AD8564AR-REEL7 ADI Quad 7 ns Single Supply Comparator

获取价格