5秒后页面跳转
AD8403ARZ1 PDF预览

AD8403ARZ1

更新时间: 2024-02-01 09:34:04
品牌 Logo 应用领域
亚德诺 - ADI 电位器
页数 文件大小 规格书
32页 610K
描述
1-/2-/4-Channel Digital Potentiometers

AD8403ARZ1 数据手册

 浏览型号AD8403ARZ1的Datasheet PDF文件第2页浏览型号AD8403ARZ1的Datasheet PDF文件第3页浏览型号AD8403ARZ1的Datasheet PDF文件第4页浏览型号AD8403ARZ1的Datasheet PDF文件第6页浏览型号AD8403ARZ1的Datasheet PDF文件第7页浏览型号AD8403ARZ1的Datasheet PDF文件第8页 
AD8400/AD8402/AD8403  
Parameter  
DYNAMIC CHARACTERISTICS6, 10  
Symbol  
Conditions  
Min  
Typ1  
Max  
Unit  
Bandwidth −3 dB  
Total Harmonic Distortion  
VW Settling Time  
BW_10 K  
THDW  
tS  
R = 10 kΩ  
600  
0.003  
2
kHz  
%
μs  
VA = 1 V rms + 2 V dc, VB = 2 V dc, f = 1 kHz  
VA = VDD, VB = 0 V, 1% error band  
Resistor Noise Voltage  
Crosstalk11  
eNWB  
CT  
RS  
WB = 5 kΩ, f = 1 kHz, = 0  
VA = VDD, VB = 0 V  
9
nVꢀ√Hz  
dB  
R
−65  
1 Typical represents average readings at 25°C and VDD = 5 V.  
2 Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper  
positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See the test circuit in Figure 38.  
I
W = 50 μA for VDD = 3 V and IW = 400 μA for VDD = 5 V for the 10 kΩ versions.  
3 VAB = VDD, wiper (VW) = no connect.  
4 INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output DꢀA converter. VA = VDD and VB = 0 V.  
DNL specification limits of 1 LSB maximum are guaranteed monotonic operating conditions. See the test circuit in Figure 37.  
5 Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.  
6 Guaranteed by design and not subject to production test. Resistor-terminal capacitance tests are measured with 2.5 V bias on the measured terminal. The remaining  
resistor terminals are left open circuit.  
7 Measured at the Ax terminals. All Ax terminals are open-circuited in shutdown mode.  
8 Worst-case supply current is consumed when the input logic level is at 2.4 V, a standard characteristic of CMOS logic. See Figure 28 for a plot of IDD vs. logic voltage.  
9 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.  
10 All dynamic characteristics use VDD = 5 V.  
11 Measured at a VW pin where an adjacent VW pin is making a full-scale voltage change.  
Rev. E | Page 5 of 32  

与AD8403ARZ1相关器件

型号 品牌 描述 获取价格 数据表
AD8403ARZ10 ADI 1-/2-/4-Channel Digital Potentiometers

获取价格

AD8403ARZ100 ADI 1-/2-/4-Channel Digital Potentiometers

获取价格

AD8403ARZ100-REEL ADI 1-/2-/4-Channel Digital Potentiometers

获取价格

AD8403ARZ10-REEL ADI 1-/2-/4-Channel Digital Potentiometers

获取价格

AD8403ARZ10-REEL ROCHESTER QUAD 10K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24, RO

获取价格

AD8403ARZ1-REEL ADI 1-/2-/4-Channel Digital Potentiometers

获取价格