5秒后页面跳转
AD73322EB PDF预览

AD73322EB

更新时间: 2024-02-23 15:39:22
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
43页 389K
描述
Low Cost Low Power CMOS General-Purpose Dual Analog Front End(386.88 k)

AD73322EB 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LQFP,针数:44
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.58
Is Samacsys:NJESD-30 代码:S-PQFP-G44
JESD-609代码:e3长度:14 mm
湿度敏感等级:3功能数量:1
端子数量:44最高工作温度:105 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.6 mm
标称供电电压:3 V表面贴装:YES
技术:CMOS电信集成电路类型:TELECOM CIRCUIT
温度等级:INDUSTRIAL端子面层:Tin (Sn)
端子形式:GULL WING端子节距:1 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:14 mmBase Number Matches:1

AD73322EB 数据手册

 浏览型号AD73322EB的Datasheet PDF文件第2页浏览型号AD73322EB的Datasheet PDF文件第3页浏览型号AD73322EB的Datasheet PDF文件第4页浏览型号AD73322EB的Datasheet PDF文件第6页浏览型号AD73322EB的Datasheet PDF文件第7页浏览型号AD73322EB的Datasheet PDF文件第8页 
AD73322  
(AVDD = +5 V ؎ 10%; DVDD = +5 V ؎ 10%; DGND = AGND = 0 V, fDMCLK = 16.384 MHz, fSAMP = 64 kHz;  
TA = TMIN to TMAX, unless otherwise noted)  
SPECIFICATIONS1  
AD73322A  
Parameter  
Min Typ  
Max  
Units  
Test Conditions/Comments  
REFERENCE  
REFCAP  
Absolute Voltage, VREFCAP  
1.2  
2.4  
50  
V
V
5VEN = 0  
5VEN = 1  
REFCAP TC  
ppm/°C 0.1 µF Capacitor Required from  
REFOUT  
REFCAP to AGND2  
Typical Output Impedance  
Absolute Voltage, VREFOUT  
130  
1.2  
2.4  
V
V
kΩ  
pF  
5VEN = 0, Unloaded  
5VEN = 1, Unloaded  
5VEN = 1  
Minimum Load Resistance  
Maximum Load Capacitance  
2
100  
INPUT AMPLIFIER  
Offset  
Maximum Output Swing  
Feedback Resistance  
Feedback Capacitance  
±1.0  
3.156  
50  
mV  
V
kΩ  
pF  
Max Output Swing = (3.156/2.4) × VREFCAP  
fC = 32 kHz  
100  
ANALOG GAIN TAP  
Gain at Maximum Setting  
Gain at Minimum Setting  
Gain Resolution  
Gain Accuracy  
Settling Time  
+1  
–1  
5
±1  
1.0  
0.5  
Bits  
%
µs  
Gain Step Size = 0.0625  
Output Unloaded  
Tap Gain Change of –FS to +FS  
Delay  
µs  
ADC SPECIFICATIONS  
5VEN = 1  
Maximum Input Range at VIN2, 3  
3.156  
3.17  
2.1908  
0
V p-p  
dBm  
V p-p  
dBm  
Measured Differentially  
Max Input Swing = (3.156/2.4) × VREFCAP  
Measured Differentially  
Nominal Reference Level at VIN  
(0 dBm0)  
Absolute Gain  
PGA = 0 dB  
PGA = 38 dB  
Gain Tracking Error  
Signal to (Noise + Distortion)  
PGA = 0 dB  
0.4  
–0.7  
±0.1  
dB  
dB  
dB  
1.0 kHz, 0 dBm0  
1.0 kHz, 0 dBm0  
1.0 kHz, +3 dBm0 to –50 dBm0  
Refer to Figure 7  
300 Hz to 3400 Hz; fSAMP = 64 kHz  
300 Hz to 3400 Hz; fSAMP = 8 kHz  
0 Hz to fSAMP/2; fSAMP = 64 kHz  
300 Hz to 3400 Hz; fSAMP = 64 kHz  
78  
78  
57  
56  
dB  
dB  
dB  
dB  
PGA = 38 dB  
Total Harmonic Distortion  
PGA = 0 dB  
PGA = 38 dB  
Intermodulation Distortion  
Idle Channel Noise  
–84  
–70  
–65  
–71  
–100  
dB  
dB  
dB  
dBm0  
dB  
300 Hz to 3400 Hz; fSAMP = 64 kHz  
300 Hz to 3400 Hz; fSAMP = 64 kHz  
PGA = 0 dB  
PGA = 0 dB  
ADC Input Signal Level: 1.0 kHz, 0 dBm0  
DAC Input at Idle  
Crosstalk  
ADC-to-DAC  
ADC-to-ADC  
–100  
dB  
ADC1 Input Signal Level: 1.0 kHz, 0 dBm0  
ADC2 Input at Idle. Input Amplifiers Bypassed  
Input Amplifiers Included in Channel  
PGA = 0 dB  
Input Signal Level at AVDD and DVDD  
Pins: 1.0 kHz, 100 mV p-p Sine Wave  
64 kHz Output Sample Rate  
Input Amplifiers Bypassed  
–70  
+10  
–65  
dB  
mV  
dB  
DC Offset  
Power Supply Rejection  
Group Delay4, 5  
25  
20  
µs  
kΩ  
Input Resistance at PGA2, 4, 6  
REV. B  
–5–  

与AD73322EB相关器件

型号 品牌 描述 获取价格 数据表
AD73322EZ ADI Low Cost Low Power CMOS General-Purpose Dual Analog Front End(386.88 k)

获取价格

AD73322L ADI Low Cost, Low Power CMOS General-Purpose Dual Analog Front End

获取价格

AD73322L_17 ADI Low Cost, Low Power CMOS General-Purpose Dual Analog Front

获取价格

AD73322LAR ADI Low Cost, Low Power CMOS General-Purpose Dual Analog Front End

获取价格

AD73322LAR-REEL ADI 暂无描述

获取价格

AD73322LAR-REEL7 ADI IC SPECIALTY TELECOM CIRCUIT, PDSO28, MS-013AE, SOIC-28, Telecom IC:Other

获取价格