5秒后页面跳转
AD7292 PDF预览

AD7292

更新时间: 2022-02-26 12:08:25
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
41页 734K
描述
10-Bit Monitor and Control System with ADC,DACs, Temperature Sensor, and GPIOs

AD7292 数据手册

 浏览型号AD7292的Datasheet PDF文件第4页浏览型号AD7292的Datasheet PDF文件第5页浏览型号AD7292的Datasheet PDF文件第6页浏览型号AD7292的Datasheet PDF文件第8页浏览型号AD7292的Datasheet PDF文件第9页浏览型号AD7292的Datasheet PDF文件第10页 
AD7292  
Data Sheet  
TIMING SPECIFICATIONS  
AVDD = 4.75 V to 5.25 V, DVDD = 1.8 V to 5.25 V, VREF = 1.25 V internal, VDRIVE = 1.8 V to 5.25 V, AGND = 0 V, CL = 27 pF, TA = −40°C  
to +125°C, unless otherwise noted.1  
Table 5.  
Limit at TMIN/TMAX  
Parameter  
Description  
VDRIVE = 1.8 V  
VDRIVE = 2.7 V to 5.25 V  
Unit  
tCONVERT  
ADC conversion time/BUSY high time  
Temperature sensor disabled  
Temperature sensor enabled  
ADC acquisition time  
950  
5.85  
50  
15  
66  
33  
33  
4
950  
5.85  
50  
25  
40  
20  
20  
4
ns max  
μs max  
ns max  
MHz max  
ns min  
ns min  
ns min  
ns min  
ns min  
ns max  
ns min  
ns min  
ns max  
ns min  
ns min  
ns max  
tACQ  
fSCLK  
t1  
Frequency of serial read clock2  
SCLK period  
t2  
t3  
t4  
SCLK low  
SCLK high  
CS falling edge to SCLK rising edge  
DIN setup time to SCLK falling edge  
DIN hold time after SCLK falling edge  
SCLK falling edge to CS rising edge  
CS high  
t5  
t6  
4
2
5
4
2
5
3
t7  
t8  
5
5
t9  
t10  
t11  
SCLK to output data valid delay time  
SCLK to output data valid hold time  
CS rising edge to SCLK rising edge  
CS rising edge to DOUT high impedance  
30  
7
4
19  
5
4
4
t12  
15  
15  
1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDRIVE).  
2 For VDRIVE = 2.5 V, fSCLK = 22 MHz maximum.  
3 Time required for the output to cross 0.2 × VDRIVE and 0.8 × VDRIVE when VDRIVE = 1.8 V; time required for the output to cross 0.3 × VDRIVE and 0.7 × VDRIVE when VDRIVE = 2.7 V to 5.25 V.  
4 Guaranteed by design.  
Timing Diagram  
2
BUSY  
t7  
t8  
t3  
CS  
t11  
t2  
t1  
t4  
SCLK  
DIN  
t5  
t6  
X
R
W
D5  
D4  
D3  
D2  
D1  
D0  
LSB  
X
t10  
HIGH-Z  
HIGH-Z  
t12  
1
LSB  
DOUT  
t9  
1
2
PROVIDED THE READ BIT IS SET.  
IF AN ADC CONVERSION IS REQUESTED.  
t7 = 5ns IF NO ADC CONVERSION  
955ns WITH ADC CONVERSION  
Figure 2. Serial Interface Timing Diagram  
Rev. A | Page 6 of 40  
 
 

与AD7292相关器件

型号 品牌 描述 获取价格 数据表
AD7292BCPZ ADI 10-Bit Monitor and Control System with ADC,DACs, Temperature Sensor, and GPIOs

获取价格

AD7292BCPZ-RL ADI 10-Bit Monitor and Control System with ADC,DACs, Temperature Sensor, and GPIOs

获取价格

AD7293 ADI 12-Bit Power Amplifier Current Controller

获取价格

AD7293BCPZ ADI 12-Bit Power Amplifier Current Controller with ADC, DACs, Temperature and Current Sensors

获取价格

AD7293BCPZ-RL ADI 12-Bit Power Amplifier Current Controller

获取价格

AD7294 ADI 12-Bit, Multichannel, DAC/ADC Temperature Sensor and Current Sense for Monitor and Control

获取价格