5秒后页面跳转
AD7264BCPZ-5 PDF预览

AD7264BCPZ-5

更新时间: 2024-01-27 19:51:46
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 转换器
页数 文件大小 规格书
29页 2659K
描述
DUAL 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, QCC48, MO-220VKKD-2, LFCSP-48

AD7264BCPZ-5 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN,针数:48
Reach Compliance Code:unknown风险等级:5.7
Is Samacsys:N最大模拟输入电压:3.755 V
最小模拟输入电压:1.255 V最长转换时间:0.53 µs
转换器类型:ADC, SUCCESSIVE APPROXIMATIONJESD-30 代码:S-XQCC-N48
JESD-609代码:e3长度:7 mm
最大线性误差 (EL):0.0183%湿度敏感等级:3
模拟输入通道数量:2位数:14
功能数量:2端子数量:48
最高工作温度:105 °C最低工作温度:-40 °C
输出位码:2'S COMPLEMENT BINARY输出格式:SERIAL
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260采样速率:0.5 MHz
采样并保持/跟踪并保持:TRACK座面最大高度:1 mm
标称供电电压:5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7 mmBase Number Matches:1

AD7264BCPZ-5 数据手册

 浏览型号AD7264BCPZ-5的Datasheet PDF文件第3页浏览型号AD7264BCPZ-5的Datasheet PDF文件第4页浏览型号AD7264BCPZ-5的Datasheet PDF文件第5页浏览型号AD7264BCPZ-5的Datasheet PDF文件第7页浏览型号AD7264BCPZ-5的Datasheet PDF文件第8页浏览型号AD7264BCPZ-5的Datasheet PDF文件第9页 
Data Sheet  
AD7264  
Parameter  
Min  
Typ  
Max  
Unit  
Test Conditions/Comments  
POWER REQUIREMENTS  
AVCC  
CA_CBVCC, CC_CDVCC  
VDRIVE  
Digital inputs = 0 V or VDRIVE  
4.75  
2.7  
2.7  
5.25  
5.25  
5.25  
V
V
V
IDD  
ADC Normal Mode (Static)  
ADC Normal Mode (Dynamic)  
Shutdown Mode  
20  
23  
0.5  
31.5  
33.3  
1
mA  
mA  
μA  
AVCC = 5.25 V  
fS = 1 MSPS, AVCC = 5.25 V  
AVCC = 5.25 V, ADCs and comparators  
powered down  
Power Dissipation  
ADC Normal Mode (Static)  
ADC Normal Mode (Dynamic)  
Shutdown Mode  
105  
120  
2.625  
165  
175  
5.25  
mW  
mW  
µW  
1 These specifications were determined without the use of the gain calibration feature.  
2 See the Terminology section.  
3 Samples are tested during initial release to ensure compliance; they are not subject to production testing.  
4 For PGA gain = 1, to utilize the full analog input range (VCM VREF/2) of the AD7264, the VCM voltage should be dropped to lie within a range from 1.95 V to 2.05 V.  
5 Refers to Pin VREFA or Pin VREFB.  
6 This specification includes the IDD for both comparators. The IDD per comparator is the specified value divided by 2.  
Rev. B | Page 5 of 28  
 

与AD7264BCPZ-5相关器件

型号 品牌 描述 获取价格 数据表
AD7264BCPZ-5-RL7 ADI 1 MSPS, 14-Bit, Simultaneous Sampling SAR ADC with PGA and Four Comparators

获取价格

AD7264BCPZ-RL7 ADI 1 MSPS, 14-Bit, Simultaneous Sampling SAR ADC with PGA and Four Comparators

获取价格

AD7264BCPZ-RL7 ROCHESTER DUAL 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, QCC48, 7 X 7 MM, ROHS COMPLI

获取价格

AD7264BSTZ ADI 1 MSPS, 14-Bit, Simultaneous Sampling SAR ADC with PGA and Four Comparators

获取价格

AD7264BSTZ ROCHESTER DUAL 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQFP48, MS-026BBC, LQFP-48

获取价格

AD7264BSTZ-5 ROCHESTER DUAL 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQFP48, MS-026BBC, LQFP-48

获取价格