5秒后页面跳转
AD630BDZ PDF预览

AD630BDZ

更新时间: 2024-01-10 11:07:09
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
8页 289K
描述
Balanced Modulator/Demodulator

AD630BDZ 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:QLCC包装说明:CERAMIC, LCC-20
针数:20Reach Compliance Code:not_compliant
ECCN代码:5A991.AHTS代码:8542.39.00.01
风险等级:5.02Is Samacsys:N
商用集成电路类型:CONSUMER CIRCUITJESD-30 代码:S-CQCC-N20
JESD-609代码:e0长度:8.89 mm
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:QCCN封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):220
认证状态:Not Qualified座面最大高度:2.54 mm
最大压摆率:5 mA最大供电电压 (Vsup):16.5 V
最小供电电压 (Vsup):5 V表面贴装:YES
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:NO LEAD端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:8.89 mmBase Number Matches:1

AD630BDZ 数据手册

 浏览型号AD630BDZ的Datasheet PDF文件第2页浏览型号AD630BDZ的Datasheet PDF文件第3页浏览型号AD630BDZ的Datasheet PDF文件第4页浏览型号AD630BDZ的Datasheet PDF文件第6页浏览型号AD630BDZ的Datasheet PDF文件第7页浏览型号AD630BDZ的Datasheet PDF文件第8页 
AD630  
R
10k  
faster the output signal will move. This feature helps insure  
rapid, symmetric settling when switching between inverting and  
noninverting closed loop configurations.  
F
R
5k⍀  
A
V
i
R
R
R
F
B
V
= –  
V
The output section of the AD630 includes a current mirror-load  
(Q24 and Q25), an integrator-voltage gain stage (Q32), and  
complementary output buffer (Q44 and Q74). The outputs of  
both transconductance stages are connected in parallel to the  
current mirror. Since the deselected input stage produces no  
output current and presents a high impedance at its outputs,  
there is no conflict. The current mirror translates the differential  
output current from the active input transconductance amplifier  
into single ended form for the output integrator. The comple-  
mentary output driver then buffers the integrator output pro-  
duce a low impedance output.  
O
i
10k⍀  
A
Figure 12. Inverting Gain Configuration  
V
i
R
R
F
R
5k  
A
V
= (1+  
)
V
i
O
B
R
R
B
10k⍀  
F
10k⍀  
OTHER GAIN CONFIGURATIONS  
Figure 13. Noninverting Gain Configuration  
CIRCUIT DESCRIPTION  
Many applications require switched gains other than the 1 and  
2 which the self-contained applications resistors provide. The  
AD630 can be readily programmed with three external resistors  
over a wide range of positive and negative gain by selecting and  
RB and RF to give the noninverting gain 1 + RF/RB and subsequent  
RA to give the desired inverting gain. Note that when the inverting  
magnitude equals the noninverting magnitude, the value of RA is  
found to be RB RF/(RB + RF). That is, RA should equal the parallel  
combination of RB and RF to match positive and negative gain.  
The simplified schematic of the AD630 is shown in Figure 14.  
It has been subdivided into three major sections, the comparator,  
the two input stages and the output integrator. The comparator  
consists of a front end made up of Q52 and Q53, a flip-flop load  
formed by Q3 and Q4, and two current steering switching cells  
Q28, Q29 and Q30, Q31. This structure is designed so that a  
differential input voltage greater than 1.5 mV in magnitude  
applied to the comparator inputs will completely select one the  
switching cells. The sign of this input voltage determine which  
of the two switching cells is selected.  
The feedback synthesis of the AD630 may also include reactive  
impedance. The gain magnitudes will match at all frequencies if  
the A impedance is made to equal the parallel combination of  
the B and F impedances. Essentially the same considerations  
apply to the AD630 as to conventional op-amp feedback circuits.  
Virtually any function which can be realized with simple nonin-  
verting “L network” feedback can be used with the AD630. A  
common arrangement is shown in Figure 15. The low frequency  
gain of this circuit is 10. The response will have a pole (–3 dB)  
at a frequency f Ӎ 1/(2 π 100 kC) and a zero (3 dB from the  
high frequency asymptote) at about 10 times this frequency.  
The 2k resistor in series with each capacitor mitigates the load-  
ing effect on circuitry driving this circuit, eliminates stability  
problems, and has a minor effect on the pole-zero locations.  
CH A+ CH B+  
CH A–  
CH B–  
20  
19  
2
18  
11  
+V  
S
Q35  
Q33  
Q36  
Q34  
i73  
i55  
Q44  
SEL A  
10  
Q53  
Q62  
Q52  
Q65  
Q67  
Q70  
13  
V
O
9
Q74  
C121  
SEL B  
12  
Q30  
COMP  
Q31  
C122  
Q25  
Q28  
i22  
3
Q32  
Q29  
As a result of the reactive feedback, the high frequency components  
of the switched input signal will be transmitted at unity gain  
Q24  
i23  
Q4  
Q3  
C
C
2k⍀  
2k⍀  
8
V  
S
5
4
6
10k⍀  
100k⍀  
V
i
DIFF  
OFF ADJ  
DIFF  
OFF ADJ  
CM  
CM  
OFF ADJ OFF ADJ  
2
Figure 14. AD630 Simplified Schematic  
A
B
20  
13  
V
O
19  
18  
The collectors of each switching cell connect to an input trans-  
conductance stage. The selected cell conveys bias currents i22  
and i23 to the input stage it controls, causing it to become active.  
The deselected cell blocks the bias to its input stage which, as a  
consequence, remains off.  
12  
11.11k⍀  
7
9
10  
8
V  
The structure of the transconductance stages is such that they  
present a high impedance at their input terminals and draw no  
bias current when deselected. The deselected input does not  
interfere with the operation of the selected input insuring maxi-  
mum channel separation.  
S
Figure 15. AD630 with External Feedback  
while the low frequency components will be amplified. This  
arrangement is useful in demodulators and lock-in amplifiers. It  
increases the circuit dynamic range when the modulation or  
interference is substantially larger than the desired signal ampli-  
tude. The output signal will contain the desired signal multi-  
plied by the low frequency gain (which may be several hundred  
for large feedback ratios) with the switching signal and interfer-  
ence superimposed at unity gain.  
Another feature of the input structure is that it enhances the  
slew rate of the circuit. The current output of the active stage  
follows a quasi-hyperbolic-sine relationship to the differential  
input voltage. This means that the greater the input voltage, the  
harder this stage will drive the output integrator, and hence, the  
REV. C  
–5–  

与AD630BDZ相关器件

型号 品牌 描述 获取价格 数据表
AD630J ADI Balanced Modulator/Demodulator

获取价格

AD630JCHIP ADI IC SPECIALTY CONSUMER CIRCUIT, UUC20, DIE-20, Consumer IC:Other

获取价格

AD630JCHIPS ADI Balanced Modulator/Demodulator

获取价格

AD630JN ADI Balanced Modulator/Demodulator

获取价格

AD630JN/+ ADI AD630JN/+

获取价格

AD630JNZ ADI Balanced Modulator/Demodulator

获取价格