5秒后页面跳转
AD630ARZ-REEL PDF预览

AD630ARZ-REEL

更新时间: 2024-02-20 16:18:10
品牌 Logo 应用领域
亚德诺 - ADI 光电二极管商用集成电路
页数 文件大小 规格书
12页 283K
描述
SPECIALTY CONSUMER CIRCUIT, PDSO20, SOIC-20

AD630ARZ-REEL 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.05商用集成电路类型:CONSUMER CIRCUIT
JESD-30 代码:R-PDSO-G20JESD-609代码:e3
长度:12.8 mm湿度敏感等级:3
功能数量:1端子数量:20
最高工作温度:85 °C最低工作温度:-25 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:2.65 mm最大压摆率:5 mA
最大供电电压 (Vsup):16.5 V最小供电电压 (Vsup):5 V
表面贴装:YES温度等级:OTHER
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm
Base Number Matches:1

AD630ARZ-REEL 数据手册

 浏览型号AD630ARZ-REEL的Datasheet PDF文件第3页浏览型号AD630ARZ-REEL的Datasheet PDF文件第4页浏览型号AD630ARZ-REEL的Datasheet PDF文件第5页浏览型号AD630ARZ-REEL的Datasheet PDF文件第7页浏览型号AD630ARZ-REEL的Datasheet PDF文件第8页浏览型号AD630ARZ-REEL的Datasheet PDF文件第9页 
AD630  
TWO WAYS TO LOOK AT THE AD630  
The two closed loop gain magnitudes will be equal when RF/RA  
= 1 + RF/RB, which will result from making RA equal to RFRB/  
(RF + RB) the parallel equivalent resistance of RF and RB.  
The functional block diagram of the AD630 (see page 1) also  
shows the pin connections of the internal functions. An alternative  
architectural diagram is shown in Figure 1. In this diagram, the  
individual A and B channel preamps, the switch, and the inte-  
grator output amplifier are combined in a single op amp. This  
amplifier has two differential input channels, only one of which  
is active at a time.  
The 5 kand the two 10 kresistors on the AD630 chip can  
be used to make a gain of two as shown here. By paralleling  
the 10 kresistors to make RF equal 5 kand omitting RB  
the circuit can be programmed for a gain of 1 (as shown in  
Figure 9a). These and other configurations using the on-chip  
resistors present the inverting inputs with a 2.5 ksource imped-  
ance. The more complete AD630 diagrams show 2.5 kresistors  
available at the noninverting inputs which can be conveniently  
used to minimize errors resulting from input bias currents.  
+V  
S
11  
15  
14  
16  
1
R
5k⍀  
R
B
10k⍀  
A
2.5k⍀  
R
10k⍀  
2
F
R
10k  
F
A
B
20  
19  
18  
R
5k⍀  
A
13  
V
i
R
R
12  
7
R
F
B
2.5k⍀  
V
= –  
V
O
i
10k⍀  
17  
A
B/A  
9
SEL B  
SEL A  
10  
Figure 3. Inverting Gain Configuration  
8
V  
S
Figure 1. Architectural Block Diagram  
HOW THE AD630 WORKS  
V
i
R
R
F
R
5k⍀  
A
V
= (1+  
)
V
i
O
B
The basic mode of operation of the AD630 may be more easy to  
recognize as two fixed gain stages which may be inserted into the  
signal path under the control of a sensitive voltage comparator.  
When the circuit is switched between inverting and noninverting  
gain, it provides the basic modulation/demodulation function. The  
AD630 is unique in that it includes Laser-Wafer-Trimmed thin-  
film feedback resistors on the monolithic chip. The configuration  
shown in Figure 2 yields a gain of 2 and can be easily changed to  
1 by shifting RB from its ground connection to the output.  
R
10k⍀  
R
B
10k⍀  
F
Figure 4. Noninverting Gain Configuration  
CIRCUIT DESCRIPTION  
The simplified schematic of the AD630 is shown in Figure 5.  
It has been subdivided into three major sections, the comparator,  
the two input stages and the output integrator. The compara-  
tor consists of a front end made up of Q52 and Q53, a flip-flop  
load formed by Q3 and Q4, and two current steering switching  
cells Q28, Q29 and Q30, Q31. This structure is designed so that  
a differential input voltage greater than 1.5 mV in magnitude  
applied to the comparator inputs will completely select one the  
switching cells. The sign of this input voltage determine which  
of the two switching cells is selected.  
The comparator selects one of the two input stages to complete  
an operational feedback connection around the AD630. The  
deselected input is off and has negligible effect on the operation.  
R
A
5k  
16  
15  
V
i
R
10k⍀  
F
2
A
B
20  
V
O
19  
18  
13  
R
B
CH A+ CH B+  
CH A–  
20  
CH B–  
18  
10k⍀  
19  
2
14  
11  
+V  
S
9
Q35  
Q33  
Q36  
Q34  
i73  
i55  
10  
Q44  
SEL A  
10  
Figure 2. AD630 Symmetric Gain ( 2)  
Q53  
Q62  
Q52  
Q65  
Q67  
Q70  
13  
V
O
9
When channel B is selected, the resistors RA and RF are con-  
nected for inverting feedback as shown in the inverting gain  
configuration diagram in Figure 3. The amplifier has sufficient  
loop gain to minimize the loading effect of RB at the virtual  
ground produced by the feedback connection. When the sign of  
the comparator input is reversed, input B will be deselected and  
A will be selected. The new equivalent circuit will be the nonin-  
verting gain configuration shown below. In this case RA will appear  
across the op amp input terminals, but since the amplifier drives  
this difference voltage to zero, the closed loop gain is unaffected.  
Q74  
SEL B  
C121  
Q30  
12  
COMP  
Q31  
C122  
Q25  
Q28  
i22  
3
Q32  
Q29  
Q24  
i23  
4
Q4  
Q3  
8
V  
S
5
6
DIFF  
OFF ADJ  
DIFF  
OFF ADJ  
CM  
CM  
OFF ADJ OFF ADJ  
Figure 5. AD630 Simplified Schematic  
–6–  
REV. D  

与AD630ARZ-REEL相关器件

型号 品牌 描述 获取价格 数据表
AD630B ADI Balanced Modulator/Demodulator

获取价格

AD630BD ADI Balanced Modulator/Demodulator

获取价格

AD630BD/+ ETC RF Modulator/Demodulator

获取价格

AD630BDZ ADI Balanced Modulator/Demodulator

获取价格

AD630J ADI Balanced Modulator/Demodulator

获取价格

AD630JCHIP ADI IC SPECIALTY CONSUMER CIRCUIT, UUC20, DIE-20, Consumer IC:Other

获取价格