5秒后页面跳转
AD6190 PDF预览

AD6190

更新时间: 2024-01-27 04:38:20
品牌 Logo 应用领域
亚德诺 - ADI 射频
页数 文件大小 规格书
8页 153K
描述
900 MHz RF Transceiver

AD6190 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SSOP包装说明:SSOP-28
针数:28Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.82JESD-30 代码:R-PDSO-G28
JESD-609代码:e0长度:10.2 mm
功能数量:1端子数量:28
最高工作温度:85 °C最低工作温度:-20 °C
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP28,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH电源:3.3 V
认证状态:Not Qualified座面最大高度:2 mm
子类别:Other Telecom ICs标称供电电压:3.3 V
表面贴装:YES技术:BIPOLAR
电信集成电路类型:CORDLESS TELEPHONE BASEBAND CIRCUIT温度等级:OTHER
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:5.3 mmBase Number Matches:1

AD6190 数据手册

 浏览型号AD6190的Datasheet PDF文件第2页浏览型号AD6190的Datasheet PDF文件第3页浏览型号AD6190的Datasheet PDF文件第4页浏览型号AD6190的Datasheet PDF文件第5页浏览型号AD6190的Datasheet PDF文件第7页浏览型号AD6190的Datasheet PDF文件第8页 
AD6190  
P RO D UCT D ESCRIP TIO N  
T he AD6190 is a complete RF/IF transceiver for operation in  
the 902 MH z–928 MH z Industrial, Scientific and Medical  
(“ISM”) frequency band. T ogether with a suitable spread-  
spectrum controller, the AD6190 can be used to design  
a spread-spectrum system compliant with FCC “Part 15”  
(47CFR15.247) regulations. T he AD6190 is a fully compatible  
companion chip to the Zilog Z87L00 “ZPhone” frequency-  
hopping spread-spectrum controller.  
LO  
IF  
OUT  
RF  
IN  
AD6190  
90؇  
90؇  
T he AD6190 includes a receive path of LNA, image-reject  
mixer, IF amplifier and limiter amplifier with RSSI. T he trans-  
mit path accepts a 10.7 MHz IF input signal, and uses image-  
reject upconversion to the 902 MHz–928 MHz band. Frequency  
control is achieved using an on-chip VCO and dual-modulus  
prescaler connected to an inexpensive low frequency PLL for  
channel selection and frequency hopping.  
Figure 9. Im age-Reject Mixer  
T he RF signal, containing both the desired signal at (FLO + FIF  
)
and another possible signal at the image frequency of (FLO – FIF) is  
applied to two mixers in parallel. T hese mixers are driven by  
local oscillator signals in quadrature. T he mixer outputs at the  
two mixer IF ports contain both the desired signal and the  
image signal. H owever, the outputs of the two mixers are in  
quadrature (shifted 90 degrees relative to each other). T he  
outputs of the two mixers are then shifted another 90 degrees  
relative to each other in a phase-shift network. T he two mixer  
outputs thus contain the desired signal and the image signal  
exactly 180 degrees out of phase. By adding (or subtracting) the  
two signals, the undesired image signals cancel, the desired  
signal components add, and image-rejection occurs. Local oscil-  
lator leakage is suppressed by the use of doubly-balanced mixers.  
Additionally, an on-chip voltage regulator stabilizes the VCO to  
prevent LO pushing due to power supply variations.  
AP P LYING TH E AD 6190  
Receive Signal P ath  
T he AD6190 Low Noise Amplifier (LNA) and image-reject  
mixer together provide downconverter with a total gain of 24 dB  
and a typical Noise Figure (NF) of 4.2 dB.  
T he LNA input port exhibits an impedance of 320-j61 at  
915 MH z. In order to provide an optimum match to a 50 Ω  
source, the network shown in Figure 8 should be used.  
T he quality of the image rejection is a function of the phase and  
amplitude matching of the quadrature branches of the LO and  
IF phase-shift networks. In the AD6190, image-rejection is  
typically 33 dB.  
The mixer output that drives the input side of the first  
10.7 MHz filter should also be connected through a parallel  
RLC network of 6.8 pF, 1 k, and 7 pF to the power supply to  
match the 330 filter impedance.  
82pF  
50⍀  
RF IN  
15nH  
2.2pF  
T he 10.7 MH z IF signal is then filtered and amplified by a  
24 dB fixed gain. T he output of this stage is further filtered, and  
applied to a 6-stage limiting amplifier. T he limiter output signal  
is typically 450 mV p-p into a 30 k, 30 pF load, with a dc  
offset level of approximately 1.76 V dc.  
AD6190  
Figure 8. LNA Input Matching Circuit  
All 10.7 MHz IF filters are assumed to be standard 330 imped-  
ance ceramic types. The AD6190 RX IF signal chain and TX IF  
input includes internal matching resistors for this impedance.  
T he frequency plan of the AD6190 provides the lowest possible  
RF implementation cost. A single conversion design is used with  
a 10.7 MHz IF to take advantage of the very low cost filters  
available. However, since the 902 MHz–928 MHz band is wider  
than twice the IF, it is possible that undesired in-band signals  
will be mixed down to the IF. T hese images could cause inter-  
ference to the desired signal. It is thus necessary to provide  
tunable filtering before the receive mixer, or some other ap-  
proach to eliminate interference from image signals.  
When used with the Zilog Z87L00 Spread-Spectrum Controller  
IC, the 10.7 MHz IF signal contains the received data encoded in  
FSK modulation with approximately a ±33 kHz deviation. The  
Z87L00 performs the FSK demodulation in the digital domain.  
T he RSSI (Received Signal Strength Indicator) signal represents  
the strength of the received signal, linear in dB, and scales with  
supply voltage. With a 3.3 V supply (through a 10 resistor on  
the VCCIF pin), an RF signal level of –100 dBm at the LNA  
input will produce an RSSI voltage of approximately 900 mV.  
T he RSSI voltage will increase with increasing RF input level,  
at approximately 22 mV/dB to approximately 2.4 V at  
–30 dBm input. T he RSSI output voltage remains above 2.4 V  
for input levels up to +15 dBm.  
In the AD6190, a technique known as “image-reject” (or SSB)  
mixing is used. T his technique suppresses image interference by  
using a pair of mixers with quadrature local oscillators. See  
Figure 9.  
–6–  
REV. 0  

与AD6190相关器件

型号 品牌 描述 获取价格 数据表
AD6190ARS ADI 900 MHz RF Transceiver

获取价格

AD6190ARSRL ADI 900 MHz RF Transceiver

获取价格

AD61F08KAC ETC THYRISTOR MODULE|DOUBLER|HALF-CNTLD|POSITIVE|15V V(RRM)|60A I(T)

获取价格

AD61F08KAF ETC THYRISTOR MODULE|DOUBLER|HALF-CNTLD|POSITIVE|15V V(RRM)|60A I(T)

获取价格

AD61F08KBC ETC THYRISTOR MODULE|DOUBLER|HALF-CNTLD|POSITIVE|15V V(RRM)|60A I(T)

获取价格

AD61F08KBF ETC THYRISTOR MODULE|DOUBLER|HALF-CNTLD|POSITIVE|15V V(RRM)|60A I(T)

获取价格