5秒后页面跳转
AD585JP PDF预览

AD585JP

更新时间: 2024-01-10 04:51:39
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 放大器
页数 文件大小 规格书
7页 1021K
描述
Sample and Hold Circuit,

AD585JP 技术参数

是否无铅: 含铅生命周期:Contact Manufacturer
零件包装代码:QLCC包装说明:,
针数:20Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.33.00.01
风险等级:5.07放大器类型:SAMPLE AND HOLD CIRCUIT
子类别:Sample and Hold CircuitBase Number Matches:1

AD585JP 数据手册

 浏览型号AD585JP的Datasheet PDF文件第1页浏览型号AD585JP的Datasheet PDF文件第2页浏览型号AD585JP的Datasheet PDF文件第3页浏览型号AD585JP的Datasheet PDF文件第4页浏览型号AD585JP的Datasheet PDF文件第5页浏览型号AD585JP的Datasheet PDF文件第7页 
AD585  
For the AD585 in particular it becomes:  
0.3 pC  
100 pF + C  
HOLD-TO-SAMPLE TRANSITION  
The Nyquist theorem states that a band-limited signal which is  
sampled at a rate at least twice the maximum signal frequency  
can be reconstructed without loss of information. This means  
that a sampled data system must sample, convert and acquire  
the next point at a rate at least twice the signal frequency. Thus  
the maximum input frequency is equal to  
S/H Offset (V ) =  
(
)
EXT  
The addition of an external hold capacitor also affects the acqui-  
sition time of the AD585. The change in acquisition time with  
respect to the CEXT is shown graphically in Figure 2.  
1
fMAX  
=
HOLD MODE  
2 T  
(
+TCONV +TAP  
)
ACQ  
In the hold mode there are two important specifications that  
must be considered; feedthrough and the droop rate. Feedthrough  
errors appear as an attenuated version of the input at the output  
while in the hold mode. Hold-Mode feedthrough varies with fre-  
quency, increasing at higher frequencies. Feedthrough is an im-  
portant specification when a sample and hold follows an analog  
multiplexer that switches among many different channels.  
Where TACQ is the acquisition time of the sample-to-hold  
amplifier, TAP is the maximum aperture time (small enough to  
be ignored) and TCONV is the conversion time of the A/D  
converter.  
DATA ACQUISITION SYSTEMS  
The fast acquisition time of the AD585 when used with a high  
speed A/D converter allows accurate digitization of high fre-  
quency signals and high throughput rates in multichannel data  
acquisition systems. The AD585 can be used with a number of  
different A/D converters to achieve high throughput rates. Fig-  
ures 12 and 13 show the use of an AD585 with the AD578 and  
AD574A.  
Hold-mode droop rate is the change in output voltage per unit  
of time while in the hold mode. Hold-mode droop originates as  
leakage from the hold capacitor, of which the major leakage  
current contributors are switch leakage current and bias current.  
The rate of voltage change on the capacitor dV/dT is the ratio of  
the total leakage current IL to the hold capacitance CH.  
dVOUT  
dT  
IL (pA)  
Droop Rate =  
(Volts/Sec) =  
C
H (pF)  
For the AD585 in particular;  
100 pA  
100 pF +(CEXT  
Droop Rate =  
)
Additionally the leakage current doubles for every 10°C increase  
in temperature above 25°C; therefore, the hold-mode droop rate  
characteristic will also double in the same fashion. The hold-mode  
droop rate can be traded-off with acquisition time to provide the  
best combination of droop error and acquisition time. The tradeoff  
is easily accomplished by varying the value of CEXT  
.
Since a sample and hold is used typically in combination with  
an A/D converter, then the total droop in the output voltage has  
to be less than 1/2 LSB during the period of a conversion. The  
maximum allowable signal change on the input of an A/D  
converter is:  
Figure 12. A/D Conversion System, 117.6 kHz Throughput  
58.8 kHz max Signal Input  
Full -Scale Voltage  
V max =  
2(N +1  
)
Once the maximum V is determined then the conversion time  
of the A/D converter (TCONV) is required to calculate the maxi-  
mum allowable dV/dT.  
dV  
dt  
V max  
TCONV  
max =  
dV max  
dT  
The maximum  
as shown by the previous equation is  
the limit not only at 25°C but at the maximum expected operat-  
ing temperature range. Therefore, over the operating temperature  
range the following criteria must be met (TOPERATION –25°C)  
Figure 13. 12-Bit A/D Conversion System, 26.3 kHz  
Throughput Rate, 13.1 kHz max Signal Input  
= T.  
T °C  
(
)
dV 25°C  
dV max  
dT  
10°C  
× 2  
dT  
REV. A  
–5–  

与AD585JP相关器件

型号 品牌 描述 获取价格 数据表
AD585JP-REEL ADI High Speed, Precision Sample-and-Hold Amplifier

获取价格

AD585JP-REEL7 ADI Complete Monolithic SHA Circuit

获取价格

AD585JP-REEL7 ROCHESTER Sample and Hold Circuit,

获取价格

AD585JPZ ADI Complete Monolithic SHA Circuit

获取价格

AD585S ADI High Speed, Precision Sample-and-Hold Amplifier

获取价格

AD585SCHIPS ETC Sample/Track-and-Hold Amplifier

获取价格