5秒后页面跳转
AD5321BRTZ-REEL PDF预览

AD5321BRTZ-REEL

更新时间: 2024-02-18 16:57:30
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
24页 565K
描述
SERIAL INPUT LOADING, 8us SETTLING TIME, 12-BIT DAC, PDSO6, ROHS COMPLIANT, MO-178AB, SOT-23, 6 PIN

AD5321BRTZ-REEL 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:LSSOP, TSOP6,.11,37针数:6
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.36
最大模拟输出电压:5.499 V最小模拟输出电压:0.001 V
转换器类型:D/A CONVERTER输入位码:BINARY
输入格式:SERIALJESD-30 代码:R-PDSO-G6
JESD-609代码:e4长度:2.9 mm
最大线性误差 (EL):0.3906%湿度敏感等级:1
位数:12功能数量:1
端子数量:6最高工作温度:105 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:LSSOP封装等效代码:TSOP6,.11,37
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3/5 V
认证状态:Not Qualified座面最大高度:1.45 mm
最大稳定时间:10 µs标称安定时间 (tstl):8 µs
子类别:Other Converters最大压摆率:0.225 mA
标称供电电压:3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.95 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:1.6 mm
Base Number Matches:1

AD5321BRTZ-REEL 数据手册

 浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第1页浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第2页浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第3页浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第5页浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第6页浏览型号AD5321BRTZ-REEL的Datasheet PDF文件第7页 
AD5305/AD5315/AD5325  
A Version1  
Typ  
B Version1  
Typ  
Parameter2  
LOGIC INPUTS (A0)5  
Input Current  
Min  
Max  
Min  
Max  
Unit  
Conditions/Comments  
1
0.8  
0.6  
0.5  
1
0.8  
0.6  
0.5  
μA  
V
V
Input Low Voltage, VIL  
VDD = 5 V 10%  
VDD = 3 V 10%  
VDD = 2.5 V  
V
Input High Voltage, VIH  
2.4  
2.1  
2.0  
2.4  
2.1  
2.0  
V
V
V
VDD = 5 V 10%  
VDD = 3 V 10%  
VDD = 2.5 V  
Pin Capacitance  
3
3
pF  
LOGIC INPUTS (SCL, SDA)5  
Input High Voltage, VIH  
0.7  
VDD  
−0.3  
VDD  
0.3  
+
0.7  
VDD  
VDD  
0.3  
0.3 VDD  
1
+
V
SMBus compatible at VDD < 3.6 V  
SMBus compatible at VDD < 3.6 V  
Input Low Voltage, VIL  
Input Leakage Current, IIN  
Input Hysteresis, VHYST  
0.3 VDD −0.3  
1
V
μA  
V
0.05  
VDD  
0.05  
VDD  
Input Capacitance, CIN  
Glitch Rejection  
8
8
8
8
pF  
ns  
50  
50  
Input filtering suppresses noise spikes  
of less than 50 ns  
LOGIC OUTPUT (SDA)5  
Output Low Voltage, VOL  
0.4  
0.6  
1
0.4  
0.6  
1
V
V
μA  
pF  
ISINK = 3 mA  
ISINK = 6 mA  
Three-State Leakage Current  
Three-State Output  
Capacitance  
POWER REQUIREMENTS  
VDD  
2.5  
5.5  
2.5  
5.5  
V
IDD (Normal Mode)7  
VDD = 4.5 V to 5.5 V  
VDD = 2.5 V to 3.6 V  
IDD (Power-Down Mode)  
VDD = 4.5 V to 5.5 V  
VIH = VDD and VIL = GND  
VIH = VDD and VIL = GND  
IDD = 4 μA (maximum) during  
0 readback on SDA  
600  
500  
900  
700  
600  
500  
900  
700  
μA  
μA  
0.2  
1
1
0.2  
1
1
μA  
μA  
VDD = 2.5 V to 3.6 V  
0.08  
0.08  
IDD = 1.5 μA (maximum) during  
0 readback on SDA  
1 Temperature range (A, B version): −40°C to +105°C; typical at +25°C.  
2 See the Terminology section.  
3 DC specifications tested with the outputs unloaded.  
4 Linearity is tested using a reduced code range: AD5305 (Code 8 to 248); AD5315 (Code 28 to 995); AD5325 (Code 115 to 3981).  
5 Guaranteed by design and characterization, not production tested.  
6 For the amplifier output to reach its minimum voltage, offset error must be negative; to reach its maximum voltage, VREF = VDD and offset plus gain error must be  
positive.  
7 IDD specification is valid for all DAC codes. Interface inactive. All DACs active and excluding load currents.  
Rev. G | Page 4 of 24  
 

与AD5321BRTZ-REEL相关器件

型号 品牌 描述 获取价格 数据表
AD5321BRTZ-REEL1 ADI 2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Vo

获取价格

AD5321BRTZ-REEL71 ADI 2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Vo

获取价格

AD5322 ADI +2.5 V to +5.5 V, 230 uA Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs

获取价格

AD5322ARM ADI 2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V

获取价格

AD5322ARM ROCHESTER SERIAL INPUT LOADING, 8 us SETTLING TIME, 12-BIT DAC, PDSO10, MO-187BA, MSOP-10

获取价格

AD5322ARM-REEL7 ADI 2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V

获取价格