AD5320
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
V
1
2
3
4
8
7
6
5
GND
DIN
DD
AD5320
NC
NC
V
1
2
3
6
5
4
SYNC
SCLK
DIN
OUT
TOP VIEW
AD5320
SCLK
GND
(Not to Scale)
TOP VIEW
V
V
OUT
SYNC
DD
(Not to Scale)
NC = NO CONNECT
Figure 4. MSOP Pin Configuration
Figure 3. SOT-23 Pin Configuration
Table 4. Pin Function Descriptions
SOT-23
Pin No.
MSOP
Pin No.
Mnemonic
Description
1
2
3
4
8
1
VOUT
GND
VDD
Analog Output Voltage from DAC. The output amplifier has rail-to-rail operation.
Ground Reference Point for All Circuitry on the Part.
Power Supply Input. These parts can be operated from 2.5 V to 5.5 V and VDD should be decoupled
to GND.
4
5
6
7
6
5
DIN
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling
edge of the serial clock input.
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock
input. Data can be transferred at rates up to 30 MHz.
Level Triggered Control Input (Active Low). This is the frame synchronization signal for the input data.
When SYNC goes low, it enables the input shift register and data is transferred in on the falling edges
of the following clocks. The DAC is updated following the 16th clock cycle unless SYNC is taken high
before this edge, in which case the rising edge of SYNC acts as an interrupt and the write sequence is
ignored by the DAC.
SCLK
SYNC
2, 3
NC
No Connect.
Rev. C | Page 6 of 20