5秒后页面跳转
AD5316ARUZ PDF预览

AD5316ARUZ

更新时间: 2024-01-14 22:31:19
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 输入元件光电二极管转换器
页数 文件大小 规格书
25页 1457K
描述
SERIAL INPUT LOADING, 7 us SETTLING TIME, 10-BIT DAC, PDSO16, LEAD FREE, MO-153-AB, TSSOP-16

AD5316ARUZ 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP,针数:16
Reach Compliance Code:unknown风险等级:5.72
最大模拟输出电压:5.499 V最小模拟输出电压:0.001 V
转换器类型:D/A CONVERTER输入位码:BINARY
输入格式:SERIALJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:5 mm
最大线性误差 (EL):0.293%湿度敏感等级:1
位数:10功能数量:1
端子数量:16最高工作温度:105 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
认证状态:COMMERCIAL座面最大高度:1.2 mm
标称安定时间 (tstl):7 µs标称供电电压:3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:4.4 mmBase Number Matches:1

AD5316ARUZ 数据手册

 浏览型号AD5316ARUZ的Datasheet PDF文件第4页浏览型号AD5316ARUZ的Datasheet PDF文件第5页浏览型号AD5316ARUZ的Datasheet PDF文件第6页浏览型号AD5316ARUZ的Datasheet PDF文件第8页浏览型号AD5316ARUZ的Datasheet PDF文件第9页浏览型号AD5316ARUZ的Datasheet PDF文件第10页 
AD5306/AD5316/AD5326  
TIMING CHARACTERISTICS1  
VDD = 2.5 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted.  
Table 3.  
A, B Versions  
ꢀimit at TMIN, TMAX  
Parameter2  
Unit  
Conditions/Comments  
SCL cycle time  
t1  
t2  
t3  
t4  
t5  
2.5  
0.6  
1.3  
0.6  
100  
0.9  
0
0.6  
0.6  
1.3  
300  
0
250  
0
300  
20 + 0.1CB  
20  
μs min  
μs min  
μs min  
μs min  
ns min  
μs max  
μs min  
μs min  
μs min  
μs min  
ns max  
ns min  
ns max  
ns min  
ns max  
ns min  
ns min  
ns min  
pF max  
tHIGH, SCL high time  
tLOW, SCL low time  
tHD,STA, start/repeated start condition hold time  
tSU,DAT, data setup time  
tHD,DAT, data hold time  
3
t6  
t7  
t8  
t9  
t10  
tSU,STA, setup time for repeated start  
tSU,STO, stop condition setup time  
tBUF, bus free time between a stop and a start condition  
tR, rise time of SCL and SDA when receiving  
tR, rise time of SCL and SDA when receiving (CMOS compatible)  
tF, fall time of SDA when transmitting  
tF, fall time of SDA when receiving (CMOS compatible)  
tF, fall time of SCL and SDA when receiving  
tF, fall time of SCL and SDA when transmitting  
LDAC pulse width  
t11  
4
t12  
t13  
400  
400  
SCL rising edge to LDAC rising edge  
4
CB  
Capacitive load for each bus line  
1 See Figure 2.  
2 Guaranteed by design and characterization; not production tested.  
3 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH min of the SCL signal) to bridge the undefined region of SCL’s  
falling edge.  
4 CB is the total capacitance of one bus line in pF. tR and tF measured between 0.3 VDD and 0.7 VDD  
.
START  
CONDITION  
REPEATED START  
CONDITION  
STOP  
CONDITION  
SDA  
SCL  
t9  
t10  
t11  
t4  
t3  
t4  
t2  
t1  
t6  
t5  
t7  
t8  
t12  
1
2
t13  
LDAC  
LDAC  
t12  
NOTES  
1
ASYNCHRONOUS LDAC UPDATE MODE.  
SYNCHRONOUS LDAC UPDATE MODE.  
2
Figure 2. 2-Wire Serial Interface Timing Diagram  
Rev. F | Page 6 of 24  
 
 

与AD5316ARUZ相关器件

型号 品牌 描述 获取价格 数据表
AD5316ARUZ1 ADI 2.5 V to 5.5 V, 400 μA, 2-Wire Interface, Qu

获取价格

AD5316ARUZ-REEL7 ADI IC SERIAL INPUT LOADING, 7 us SETTLING TIME, 10-BIT DAC, PDSO16, MO-153-AB, TSSOP-16, Digi

获取价格

AD5316BRU ADI 2.5 V to 5.5 V, 400 μA, 2-Wire Interface, Qu

获取价格

AD5316BRU ROCHESTER SERIAL INPUT LOADING, 7 us SETTLING TIME, 10-BIT DAC, PDSO16, MO-153-AB, TSSOP-16

获取价格

AD5316BRU-REEL ADI 2.5 V to 5.5 V, 400 μA, 2-Wire Interface, Qu

获取价格

AD5316BRU-REEL7 ADI 2.5 V to 5.5 V, 400 μA, 2-Wire Interface, Qu

获取价格