AD5301/AD5311/AD5321
SPECIFICATIONS
VDD = 2.5 V to 5.5 V; RL = 2 kΩ to GND; CL = 200 pF to GND; all specifications TMIN to TMAX, unless otherwise noted.
Table 1.
B Version1
Parameter2
Min
Typ
Max
Unit
Conditions/Comments
DC PERFORMANCE3, 4
AD5301
Resolution
8
Bits
LSB
LSB
Relative Accuracy
Differential Nonlinearity
AD5311
0.15
0.02
1
0.25
Guaranteed monotonic by design over all codes.
Guaranteed monotonic by design over all codes.
Resolution
10
0.5
0.05
Bits
LSB
LSB
Relative Accuracy
Differential Nonlinearity
AD5321
4
0.5
Resolution
12
Bits
Relative Accuracy
Differential Nonlinearity
Zero-Code Error
Full-Scale Error
Gain Error
Zero-Code Error Drift5
Gain Error Drift5
2
0.3
1ꢀ
0.8
20
1.25
1
LSB
LSB
mV
% of FSR
% of FSR
μV/°C
Guaranteed monotonic by design over all codes.
All zeros loaded to DAC, see Figure 12.
All ones loaded to DAC, see Figure 12.
5
0.15
0.15
–20
−5
ppm of FSR/°C
OUTPUT CHARACTERISTICS5
Minimum Output Voltage
Maximum Output Voltage
DC Output Impedance
Short-Circuit Current
0.001
VDD − 0.001
1
50
20
2.5
ꢀ
V
V
Ω
mA
mA
μs
μs
This is a measure of the minimum and maximum
drive capability of the output amplifier.
VDD = 5 V.
VDD = 3 V.
Power-Up Time
Coming out of power-down mode. VDD = 5 V.
Coming out of power-down mode. VDD = 3 V.
LOGIC INPUTS (A0, A1, PD)5
Input Current
1
0.8
μA
V
Input Low Voltage, VIL
VDD = 5 V 10%.
VDD = 3 V 10%.
VDD = 2.5 V.
0.ꢀ
0.5
V
V
Input High Voltage, VIH
2.4
2.1
2.0
V
V
V
VDD = 5 V 10%.
VDD = 3 V 10%.
VDD = 2.5 V.
Pin Capacitance
LOGIC INPUTS (SCL, SDA)5
3
ꢀ
pF
Input High Voltage, VIH
Input Low Voltage, VIL
Input Leakage Current, IIN
Input Hysteresis, VHYST
Input Capacitance, CIN
Glitch Rejectionꢀ
0.7 × VDD
−0.3
VDD + 0.3
+0.3 × VDD
1
V
V
μA
V
pF
ns
VIN = 0 V to VDD.
0.05 × VDD
50
Pulse width of spike suppressed.
Rev. B | Page 3 of 24