5秒后页面跳转
AD5260 PDF预览

AD5260

更新时间: 2022-12-12 22:40:15
品牌 Logo 应用领域
亚德诺 - ADI 电位器
页数 文件大小 规格书
20页 841K
描述
1-/2-Channel 15 V Digital Potentiometers

AD5260 数据手册

 浏览型号AD5260的Datasheet PDF文件第1页浏览型号AD5260的Datasheet PDF文件第2页浏览型号AD5260的Datasheet PDF文件第4页浏览型号AD5260的Datasheet PDF文件第5页浏览型号AD5260的Datasheet PDF文件第6页浏览型号AD5260的Datasheet PDF文件第7页 
AD5260/AD5262  
Parameter  
Symbol  
Conditions  
Min  
Typ  
Max  
Unit  
INTERFACE TIMING CHARACTERISTICS apply to all parts6, 12  
Clock Frequency  
Input Clock Pulsewidth  
Data Setup Time  
fCLK  
CH, tCL  
tDS  
25  
MHz  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
t
Clock level high or low  
20  
10  
10  
1
Data Hold Time  
tDH  
tPD  
tCSS  
tCSW  
tRS  
CLK to SDO Propagation Delay13  
CS Setup Time  
RL = 1 k, CL < 20pF  
160  
5
CS High Pulsewidth  
Reset Pulsewidth  
20  
50  
0
CLK Fall to CS Rise Hold Time  
CS Rise to Clock Rise Setup  
tCSH  
tCS1  
10  
ns  
NOTES  
The AD5260/AD5262 contains 1,968 transistors. Die Size: 89 mil. × 105 mil. 9,345 sq. mil.  
1Typicals represent average readings at 25°C and VDD = +5 V, VSS = –5 V.  
2Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions.  
R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. IW = VDD/R for both VDD = +5 V, VSS = –5 V.  
3VAB = VDD, Wiper (VW) = No connect.  
4INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. VA = VDD and VB = 0V. DNL  
specification limits of 1 LSB maximum are Guaranteed Monotonic operating conditions.  
5Resistor terminals A, B, W have no limitations on polarity with respect to each other.  
6Guaranteed by design and not subject to production test.  
7Measured at the Ax terminals. All Ax terminals are open-circuit in shutdown mode.  
8Worst-case supply current consumed when input all logic-input levels set at 2.4 V, standard characteristic of CMOS logic.  
9PDISS is calculated from (IDD ϫ VDD). CMOS logic level inputs result in minimum power dissipation.  
10 All dynamic characteristics use VDD = +5 V, VSS = –5 V, VL = +5 V.  
11 Measured at a VW pin where an adjacent VW pin is making a full-scale voltage change.  
12 See timing diagram for location of measured values. All input control voltages are specified with tR = tF = 2ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.  
Switching characteristics are measured using VL = 5 V.  
13 Propagation delay depends on value of VDD, RL, and CL.  
Specifications subject to change without notice.  
ABSOLUTE MAXIMUM RATINGS1  
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . 300°C  
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . . 215°C  
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . 220°C  
Thermal Resistance3 θ JA  
(TA = 25°C, unless otherwise noted.)  
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, +15 V  
V
SS to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V, –7 V  
TSSOP-14 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206°C/W  
TSSOP-16 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C/W  
VDD to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 V  
VA, VB, VW to GND . . . . . . . . . . . . . . . . . . . . . . . . . . VSS, VDD  
AX – BX, AX – WX, BX – WX  
NOTES  
1Stresses above those listed under Absolute Maximum Ratings may cause permanent  
damage to the device. This is a stress rating only; functional operation of the device  
at these or any other conditions above those listed in the operational sections of this  
specification is not implied. Exposure to absolute maximum rating conditions for  
extended periods may affect device reliability.  
Intermittent2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
Continuous . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 mA  
Digital Inputs and Output Voltage to GND . . . . . . . 0 V, 7 V  
Operating Temperature Range . . . . . . . . . . . . –40°C to +85°C  
Maximum Junction Temperature (TJ MAX) . . . . . . . . . . . 150°C  
Storage Temperature . . . . . . . . . . . . . . . . . . –65°C to +150°C  
2Maximum terminal current is bounded by the maximum current handling of the  
switches, maximum power dissipation of the package, and maximum applied  
voltage across any two of the A, B, and W terminals at a given resistance setting.  
3Package Power Dissipation = (TJ MAX – TA)/θ JA  
–3–  
REV. 0  

与AD5260相关器件

型号 品牌 描述 获取价格 数据表
AD5260_10 ADI 1-/2-Channel 15 V Digital Potentiometer

获取价格

AD5260BRU20 ADI 1-/2-Channel 15 V Digital Potentiometers

获取价格

AD5260BRU200 ADI 1-/2-Channel 15 V Digital Potentiometers

获取价格

AD5260BRU200-REEL7 ADI 1-/2-Channel 15 V Digital Potentiometers

获取价格

AD5260BRU20-REEL7 ADI 1-/2-Channel 15 V Digital Potentiometers

获取价格

AD5260BRU50 ADI 1-/2-Channel 15 V Digital Potentiometers

获取价格