AD1940/AD1941
SPECIFICATIONS
Test conditions, unless otherwise noted.
Table 1.
Parameter
Conditions
Supply Voltage (VDD)
PLL Voltage (PLL_VDD)
Output Voltage (ODVDD)
INVDD Voltage
2.5 V
2.5 V
5.0 V
5.0 V
Ambient Temperature
Master Clock Input
Load Capacitance
Load Current
Input Voltage, HI
Input Voltage, LO
25°C
3.072 MHz, 64 × fs mode
50 pF
±± mA
2.4 V
0.8 V
DIGITAL I/O
VDD = 2.25 V to 2.75 V. Specifications measured across −40°C to 125°C (case).
Table 2.
Parameter
Comments
Min
Max
Unit
V
V
μA
μA
V
V
V
V
pF
Input Voltage, HI (VIH)
Input Voltage, LO (VIL)
Input Leakage (IIH)
Input Leakage (IIL)
High Level Output Voltage (VOH
High Level Output Voltage (VOH
Low Level Output Voltage (VOL
Low Level Output Voltage (VOL
Input Capacitance
2.±
0.8
±0
±0
)
)
ODVDD = 4.5 V, IOH = ± mA
ODVDD = 3.0 V, IOH = ± mA
ODVDD = 4.5 V, IOL = ± mA±
ODVDD = 3.0 V, IOL = ± mA±
3.9
2.6
)
)
0.4
0.3
5
± SDA is measured with a 3 mA sink current.
POWER
Table 3.
Parameter
Min
2.25
Typ
Max1
Unit
SUPPLIES
Voltage
Digital Current
PLL Current
Digital Current, Reset
PLL Current, Reset
DISSIPATION
Operation, All Supplies
Reset, All Supplies
2.5
92
3.5
4.53
3
2.75
±552
8
±33
8.5
V
mA
mA
mA
mA
238.8
±0.8
mW
mW
± Maximum specifications are measured across −40°C to ±25°C (case) and across VDD = 2.25 V to 2.75 V.
2 Measurement running a typical large program that writes to all ±6 outputs with 0 dB digital sine waves applied to all eight inputs. The end user’s program may differ.
3 The digital reset current is specified for the given test conditions. This current scales with the input MCLK rate, so higher input clocks draw more current while in reset.
Rev. B | Page 3 of 36