Preliminary Technical Data
AD1935/AD1936/AD1937/AD1938/AD1939
Parameter
fCCLK
tCDS
Comments
Min
Max
Unit
MHz
ns
CCLK Frequency
CDATA Setup
CDATA Hold
20
To CCLK Rising
TBD
TBD
TBD
TBD
TBD
tCDH
From CCLK Rising
To CCLK Rising
ns
tCLS
CLATCH
CLATCH
CLATCH
ns
Setup
Hold
High
tCLH
From CCLK Falling
ns
tCLH
ns
tCOE
COUT Enable
COUT Delay
From CCLK Falling
From CCLK Falling
From CCLK Falling
From CCLK Falling
TBD
TBD
ns
tCOD
ns
tCOH
COUT Hold
TBD
ns
tCOTS
fSCL
COUT Three-State
TBD
400
ns
SCL Clock
Frequency
kHz
tSCLH
tSCLL
tSCS
SCL High
SCL Low
0.6
1.3
0.6
µS
µS
µS
Setup Time
Relevant for Repeated Start
Condition
tSCH
Hold Time
After this period the 1st clock is
generated
0.6
µS
I2C PORT
tDS
Data Setup Time
SCL Rise Time
SCL Fall Time
SDA Rise Time
SDA Fall Time
Setup Time
100
ns
ns
ns
ns
ns
µS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Start Condition
tSCR
tSCF
tSDR
tSDF
tSCS
tDBH
tDBL
fDB
300
300
300
300
Stop Condition
Slave Mode
0.6
DBCLK High
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
DBCLK Low
DBCLK Frequency
DLRCLK Setup
DLRCLK Hold
DLRCLK Skew
DSDATA Setup
DSDATA Hold
ABCLK High
tDLS
tDLH
tDLS
tDDS
tDDH
tABH
tABL
fDB
To DBCLK Rising
DAC SERIAL PORT
From DBCLK Rising
From DBCLK Falling
To DBCLK Rising
Master Mode
TBD
From DBCLK Rising
ABCLK Low
Slave Mode
ABCLK Frequency
ALRCLK Setup
ALRCLK Hold
ALRCLK Skew
ASDATA Delay
AAUXDATA Setup
AAUXDATA Hold
DAUXDATA Delay
AUXBCLK High
AUXBCLK Low
ADC SERIAL PORT
tALS
tALH
tALS
tABDD
tAXDS
tAXDH
tDXDD
tXBH
tXBL
fXB
To ABCLK Rising
From ABCLK Rising
From ABCLK Falling
From ABCLK Falling
To AUXBCLK Rising
From AUXBCLK Rising
From AUXBCLK Falling
Master Mode
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
AUXILIARY INTERFACE
AUXBCLK
Frequency
tDLS
tDLH
AUXLRCLK Setup
AUXLRCLK Hold
To AUXBCLK Rising
TBD
TBD
ns
ns
From AUXBCLK Rising
Table 8
Rev. PrI | Page 5 of 30