AD1866*

更新时间： 2024-01-04 07:26:10

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
12页	254K
描述
Single Supply Dual 16-Bit Audio DAC

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

AD1866* 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	SOIC
包装说明：	SOP,	针数：	16
Reach Compliance Code：	unknown	风险等级：	5.38
最大模拟输出电压：	1 V	最小模拟输出电压：	-1 V
转换器类型：	D/A CONVERTER	输入位码：	2'S COMPLEMENT BINARY
输入格式：	SERIAL	JESD-30 代码：	R-PDSO-G16
JESD-609代码：	e3	长度：	10.3 mm
湿度敏感等级：	1	位数：	16
功能数量：	1	端子数量：	16
最高工作温度：	85 °C	最低工作温度：	-35 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
峰值回流温度（摄氏度）：	260	认证状态：	COMMERCIAL
座面最大高度：	2.65 mm	标称供电电压：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	OTHER	端子面层：	MATTE TIN
端子形式：	GULL WING	端子节距：	1.27 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	40
宽度：	7.6 mm	Base Number Matches：	1

AD1866* 数据手册

AD1866–Analog Circuit Considerations

GRO UND ING RECO MMEND ATIO NS

POWER

SUPPLY

T he AD1866 has two ground pins, designated as AGND (Pin

12) and DGND (Pin 7). T he analog ground, AGND, serves as

the “high quality” reference ground for analog signals and as a

return path for the supply current from the analog portion of

the device. T he system analog common should be located as

close as possible to Pin 12 to minimize any voltage drop which

may develop between these two points, although the internal

circuit is designed to minimize signal dependence of the analog

return current.

AD1866

4.7µF

T he digital ground, DGND, returns ground current from the

digital logic portion of the device. T his pin should be connected

to the digital common node in the system. As shown in Figure

7, the analog and digital grounds should be joined at one point

in a system. When these two grounds are connected such as at

the power supply ground, care should be taken to minimize the

voltage difference between the DGND and AGND pins in or-

der to ensure the specified performance.

–

CLK

NRL

AGND

NRR

4.7µF

–

DGND

P O WER SUP P LIES AND D ECO UP LING

T he AD1866 has three power supply input pins. V_S(Pins 9 and

15) provide the supply voltages which operate the analog por-

tion of the device including the 16-bit DACs, the voltage refer-

ences, and the output amplifiers. T he V_Ssupplies are designed

to operate from a +5 V supply. T hese pins should be decoupled

to the analog ground using a 0.1 µF capacitor. Good engineer-

ing practice suggests that the bypass capacitor be placed as

close as possible to the package pins. T his minimizes the inher-

ent inductive effects of printed circuit board traces.

(CAPACITOR VALUES ARE 0.1 µF UNLESS OTHERWISE

INDICATED)

Figure 7. Recom m ended Circuit Schem atic

NO ISE RED UCTIO N CAP ACITO RS

T he AD1866 has two noise reduction pins, designated as NRL

(Pin 13) and NRR (Pin 11). In order to meet specifications, it

is required that external noise reduction capacitors be con-

nected from these pins to AGND to reduce the output noise

contributed by the voltage reference circuitry. As shown in Fig-

ure 7, each of these pins should be bypassed to AGND with a

4.7 µF or larger capacitor. T he connections between the ca-

pacitors, package pins and AGND should be as short as pos-

sible to achieve the lowest noise.

V_L(Pin 1) operates the digital portions of the chip including the

input shift registers and the input latching circuitry. V_Lis also

designed to operate from a +5 V supply. T his pin should be by-

passed to digital common using a 0.1 µF capacitor, again placed

as close as possible to the package pins. Figure 7 illustrates the

correct connection of the digital and analog supply bypass

capacitors.

An important feature of the AD1866 audio DAC is its ability to

operate at diminished power supply voltages. T his feature is

very important in portable battery operated systems. As the bat-

teries discharge, the supply voltage drops. Unlike any other au-

dio DAC, the AD1866 can continue to function at supply

voltages as low as 3.5 V. Because of its unique design, the

power requirements of the AD1866 diminish as the battery volt-

age drops, further extending the operating time of the system.

USING V_BL AND V_BR

T he AD1866 has two bias voltage reference pins, designated as

V_BR (Pin 8) and V_BL (Pin 16). Each of these pins supplies a dc

reference voltage equal to the center of the output voltage swing.

These bias voltages replace “false ground” networks previously

required in single supply audio systems. At the same time, they

allow dc coupled systems, improving audio performance.

–6–

REV. 0

1...3 4 567 8 9...12

下载PDF

与AD1866*相关器件

型号	品牌	描述	获取价格	数据表
AD1866N	ADI	Single Supply Dual 16-Bit Audio DAC	获取价格
AD1866N	ROCHESTER	SERIAL INPUT LOADING, 16-BIT DAC, PDIP16, PLASTIC, DIP-16	获取价格
AD1866NZ	ADI	IC SERIAL INPUT LOADING, 16-BIT DAC, PDIP16, PLASTIC, DIP-16, Digital to Analog Converter	获取价格
AD1866R	ADI	Single Supply Dual 16-Bit Audio DAC	获取价格
AD1866R	ROCHESTER	SERIAL INPUT LOADING, 16-BIT DAC, PDSO16, PLASTIC, SOIC-16	获取价格
AD1866R-REEL	ADI	Single Supply Dual 16-Bit Audio DAC	获取价格

与AD1866*相关文章

LAN8720以太网收发器：资料手册参数分析
2024-05-09

4
SI2301 N沟道MOSFET：资料手册参数分析
2024-05-08

13
ADC0809逐次逼近寄存器型模数转换器：资料手册参数分析
2024-05-08

7
AD9361捷变收发器：全面参数解析与关键特性概览
2024-05-08

8

产品中心

服务支持

精选活动

关于我们

帮助中心

AD1866*

AD1866* 技术参数

AD1866* 数据手册

与AD1866*相关器件

与AD1866*相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD1866*

AD1866* 技术参数

AD1866* 数据手册

与AD1866*相关器件

与AD1866*相关文章

您还可以找

您在本页遇到什么问题？