5秒后页面跳转
AD1674KR PDF预览

AD1674KR

更新时间: 2024-02-04 00:21:58
品牌 Logo 应用领域
亚德诺 - ADI 转换器光电二极管信息通信管理
页数 文件大小 规格书
12页 257K
描述
12-Bit 100 kSPS A/D Converter

AD1674KR 技术参数

是否无铅:含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP28,.4针数:28
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.19
Is Samacsys:N最大模拟输入电压:10 V
最小模拟输入电压:-10 V最长转换时间:10 µs
转换器类型:ADC, SUCCESSIVE APPROXIMATIONJESD-30 代码:R-PDSO-G28
JESD-609代码:e3长度:17.9 mm
最大线性误差 (EL):0.0122%湿度敏感等级:3
标称负供电电压:-15 V模拟输入通道数量:1
位数:12功能数量:1
端子数量:28最高工作温度:70 °C
最低工作温度:输出位码:BINARY
输出格式:PARALLEL, WORD封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP28,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:5,+-12/+-15 V
认证状态:Not Qualified采样速率:0.111 MHz
采样并保持/跟踪并保持:SAMPLE座面最大高度:2.65 mm
子类别:Analog to Digital Converters最大压摆率:18 mA
标称供电电压:15 V表面贴装:YES
技术:BICMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5 mm
Base Number Matches:1

AD1674KR 数据手册

 浏览型号AD1674KR的Datasheet PDF文件第2页浏览型号AD1674KR的Datasheet PDF文件第3页浏览型号AD1674KR的Datasheet PDF文件第4页浏览型号AD1674KR的Datasheet PDF文件第6页浏览型号AD1674KR的Datasheet PDF文件第7页浏览型号AD1674KR的Datasheet PDF文件第8页 
AD1674  
(for all grades TMIN to TMAX with V = +15 V ؎ 10% or +12 V ؎ 5%,  
CC  
V
LOGIC = +5 V ؎10%, V = –15 V ؎ 10% or –12 V ؎ 5%; V = 0.4 V,  
EE IL  
V = 2.4 V unless otherwise noted)  
IH  
SWITCHING SPECIFICATIONS  
CO NVERTER START TIMING (Figur e 1)  
J, K, A, B, Grades  
T Grade  
P aram eter  
Sym bol Min Typ Max Min Typ Max Units  
tHEC  
tHSC  
CE  
Conversion T ime  
8-Bit Cycle  
12-Bit Cycle  
__  
CS  
tC  
tC  
tDSC  
tHEC  
tSSC  
7
9
8
10  
200  
7
9
8
10  
225 ns  
µs  
µs  
tSSC  
ST S Delay from CE  
CE Pulse Width  
CS to CE Setup  
CS Low During CE High tHSC  
R/C to CE Setup tSRC  
R/C Low During CE High tHRC  
A0 to CE Setup tSAC  
A0 Valid During CE High tHAC  
_
R/C  
tSRC tHRC  
50  
50  
50  
50  
50  
0
50  
50  
50  
50  
50  
0
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tSAC  
tHAC  
A
0
tC  
50  
50  
STS  
tDSC  
DB11 – DB0  
HIGH IMPEDANCE  
READ TIMINGFULL CO NTRO L MO D E ( Figur e 2)  
J, K, A, B, Grades  
T Grade  
Figure 1. Converter Start Tim ing  
P aram eter  
Sym bol Min Typ Max Min Typ Max Units  
1
Access T ime  
Data Valid After CE Low tHD  
tDD  
75  
150  
150  
75 150 ns  
252  
203  
252  
154  
ns  
ns  
150 ns  
CE  
__  
CS  
5
tHSR  
Output Float Delay  
CS to CE Setup  
R/C to CE Setup  
A0 to CE Setup  
tHL  
tSSR  
tSSR  
tSRR  
tSAR  
50  
0
50  
0
50  
0
50  
0
ns  
ns  
ns  
ns  
ns  
_
R/C  
tSSR  
tHRR  
CS Valid After CE Low tHSR  
R/C High After CE Low tHRR  
0
0
A0 Valid After CE Low  
tHAR  
50  
50  
ns  
A
0
tSAR  
tHAR  
NOT ES  
1tDD is measured with the load circuit of Figure 3 and is defined as the time  
required for an output to cross 0.4 V or 2.4 V.  
tHS  
STS  
20°C to T MAX  
3At –40°C.  
4At –55°C.  
.
tHD  
HIGH  
IMPEDANCE  
HIGH  
IMP.  
5tHL is defined as the time required for the data lines to change 0.5 V when  
loaded with the circuit of Figure 3.  
DATA  
VALID  
DB11 – DB0  
tDD  
tHL  
All min and max specifications are guaranteed.  
Specifications subject to change without notice.  
Figure 2. Read Tim ing  
Test  
VCP  
CO UT  
Access T ime High Z to Logic Low  
Float T ime Logic High to High Z  
Access T ime High Z to Logic High  
Float T ime Logic Low to High Z  
5 V  
0 V  
0 V  
5 V  
100 pF  
10 pF  
100 pF  
10 pF  
I
OL  
D
OUT  
V
CP  
C
OUT  
I
OH  
Figure 3. Load Circuit for Bus Tim ing Specifications  
REV. C  
–5–  

与AD1674KR相关器件

型号 品牌 描述 获取价格 数据表
AD1674KRZ-REEL ADI 12-Bit, 100 kSPS, Complete ADC

获取价格

AD1674T ADI 12-Bit 100 kSPS A/D Converter

获取价格

AD1674TD ADI 12-Bit 100 kSPS A/D Converter

获取价格

AD1674TD/883B ETC Analog-to-Digital Converter, 12-Bit

获取价格

AD1678JN ADI IC 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP28, PLASTIC, DIP-28, Analog to Digit

获取价格

AD1678KN ADI IC 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP28, PLASTIC, DIP-28, Analog to Digit

获取价格