A6811SLW

更新时间： 2024-02-07 02:20:27

品牌	Logo	应用领域
急速微 - ALLEGRO		驱动器输入元件
页数	文件大小	规格书
8页	157K
描述
DABiC-IV, 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A6811SLW 数据手册

6811

12-BIT SERIAL-INPUT,

LATCHED SOURCE DRIVER

TIMING REQUIREMENTS and SPECIFICATIONS

(Logic Levels are V_DDand Ground)

50%

CLOCK

SERIAL

DATA IN

DATA

50%

p(CH-SQX)

SERIAL

DATA OUT

DATA

50%

STROBE

BLANKING

LOW = ALL OUTPUTS ENABLED

p(STH-QH)

p(STH-QL)

90%

DATA

OUT

10%

Dwg. WP-029

HIGH = ALL OUTPUTS BLANKED (DISABLED)

50%

BLANKING

dis(BQ)

en(BQ)

90%

OUT

DATA

10%

Dwg. WP-030

A. Data Active Time Before Clock Pulse

(Data Set-Up Time), t_su(D)......................................... 25 ns

B. Data Active Time After Clock Pulse

(Data Hold Time), t_h(D)............................................... 25 ns

C. Clock Pulse Width, t_w(CH)............................................... 50 ns

Information present at any register is transferred to the

respective latch when the STROBE is high (serial-to-parallel

conversion). The latches will continue to accept new data as

long as the STROBE is held high. Applications where the

latches are bypassed (STROBE tied high) will require that the

BLANKING input be high during serial data entry.

D. Time Between Clock Activation and Strobe, t_su(C)....... 100 ns

E. Strobe Pulse Width, t_w(STH)............................................. 50 ns

NOTE – Timing is representative of a 10 MHz clock. Signifi-

cantly higher speeds are attainable.

When the BLANKING input is high, the output source

drivers are disabled (OFF); the pnp active pull-down sink

drivers are ON. The information stored in the latches is not

affected by the BLANKING input. With the BLANKING input

low, the outputs are controlled by the state of their respective

latches.

Serial Data present at the input is transferred to the shift

input pulse. On succeeding CLOCK pulses, the registers shift

data information towards the SERIAL DATA OUTPUT. The

SERIAL DATA must appear at the input prior to the rising edge

of the CLOCK input waveform.

www.allegromicro.com

1 2 3 456 7 8

下载PDF

与A6811SLW相关器件

型号	品牌	描述	获取价格	数据表
A6811SLWTR	ALLEGRO	Vacuum Fluorescent Driver, 12-Segment, BIPolar, PDSO20, SOIC-20	获取价格
A6812	ALLEGRO	DABiC-IV, 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER	获取价格
A68120C0GL5	VISHAY	Axial Leaded Multilayer Ceramic Capacitors for General Purpose Class 1, Class 2 and Class	获取价格
A6812EA	ALLEGRO	DABiC-IV, 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER	获取价格
A6812EEP	ALLEGRO	DABiC-IV, 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER	获取价格
A6812EEP-T	ALLEGRO	DABiC-IV 20-Bit Serial-Input Latched Source Driver	获取价格