A5977
Microstepping DMOS Driver with Translator
PINOUT DIAGRAM AND TERMINAL LIST TABLE
Terminal List Table
28
27
26
25
24
23
22
21
20
19
18
17
16
15
SENSE1
1
VBB1
Number
Name
SENSE1
HOMEn
DIR
Description
HOMEn
DIR
SLEEPn
ENABLEn
OUT1B
CP2
2
3
1
Sense resistor for bridge 1
2
Logic output
OUT1A
PFD
4
3
Logic input
5
RC1
CP1
6
4
OUT1A
PFD
DMOS full-bridge 1, output A
Analog input for mixed-decay setting
Analog input for fixed off-time, bridge 1
Analog ground
PAD
AGND
REF
VCP
7
5
PGND
VREG
STEP
OUT2B
RESETn
SR
8
6
RC1
RC2
9
VDD
10
11
12
13
14
7
AGND*
REF
OUT2A
MS2
8
Gm reference input
Analog input for fixed off-time, bridge 2
Logic supply voltage
DMOS full-bridge 2, output A
Logic input
9
RC2
MS1
SENSE2
VBB2
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
–
VDD
OUT2A
MS2
Package LP,
28-Pin TSSOP
MS1
Logic input
SENSE2
VBB2
SR
Sense resistor for bridge 2
Load supply for bridge 2
Logic input
RESETn
OUT2B
STEP
VREG
PGND*
VCP
Logic input
DMOS full-bridge 2, output B
Logic input
Regulator decoupling
Power ground
Reservoir capacitor
Charge pump capacitor
Charge pump capacitor
DMOS full-bridge 1, output B
Logic input
CP1
CP2
OUT1B
ENABLEn
SLEEPn
VBB1
PAD*
Logic input
Load supply for bridge 1
Thermal pad
* GND, PGND, and thermal pad must be connected together externally under the device.
Allegro MicroSystems, LLC
115 Northeast Cutoff, Box 15036
3
Worcester, Massachusetts 01615-0036 (508) 853-5000
www.allegromicro.com