Datasheet > A43L4616

A43L4616

更新时间： 2022-11-24 21:48:38

品牌	Logo	应用领域
联笙电子 - AMICC		动态存储器
页数	文件大小	规格书
41页	1060K
描述
4M X 16 Bit X 4 Banks Synchronous DRAM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A43L4616 数据手册

A43L4616

Pin Descriptions

Symbol

Name

Description

CLK

System Clock

Chip Select

Active on the positive going edge to sample all inputs.

Disables or Enables device operation by masking or enabling all inputs except

CLK, CKE and L(U)DQM

Masks system clock to freeze operation from the next clock cycle.

CKE should be enabled at least one clock + tss prior to new command.

Disable input buffers for power down in standby.

CKE

Clock Enable

Row / Column addresses are multiplexed on the same pins.

Row address : RA0~RA12, Column address: CA0~CA8

Selects bank to be activated during row address latch time.

Selects band for read/write during column address latch time.

A0~A12

Address

BS0, BS1

Bank Select Address

Row Address Strobe

Latches row addresses on the positive going edge of the CLK with RAS low.

Enables row access & precharge.

RAS

CAS

Latches column addresses on the positive going edge of the CLK with CAS low.

Enables column access.

Column Address

Strobe

Write Enable

Enables write operation and Row precharge.

Makes data output Hi-Z, t SHZ after the clock and masks the output.

Blocks data input when L(U)DQM active.

Data Input/Output

Mask

L(U)DQM

DQ0-15

Data Input/Output

Data inputs/outputs are multiplexed on the same pins.

VDD/VSS

Power Supply/Ground

Power Supply: +3.3V±0.3V/Ground

Data Output

Power/Ground

VDDQ/VSSQ

NC/RFU

Provide isolated Power/Ground to DQs for improved noise immunity.

No Connection

(September, 2004, Version 0.0)

AMIC Technology, Corp.

1 2 345 6 7...41

下载PDF

与A43L4616相关器件

型号	品牌	描述	获取价格	数据表
A43L4616AV-6F	AMICC	DRAM	获取价格
A43L4616AV-6UF	AMICC	DRAM	获取价格
A43L4616AV-75F	AMICC	DRAM	获取价格
A43L4616AV-75UF	AMICC	DRAM	获取价格
A43L4616AV-7AF	AMICC	DRAM	获取价格
A43L4616AV-7F	AMICC	DRAM	获取价格