Datasheet > A43L4608AV-7F

A43L4608AV-7F

更新时间： 2024-02-07 21:42:25

品牌	Logo	应用领域
联笙电子 - AMICC		动态存储器
页数	文件大小	规格书
40页	591K
描述
DRAM

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

A43L4608AV-7F 技术参数

生命周期：	Contact Manufacturer	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.75
Base Number Matches：	1

A43L4608AV-7F 数据手册

A43L3616A/A43L4608A

Decoupling Capacitance Guide Line

Recommended decoupling capacitance added to power line at board.

Parameter

Symbol

Value

Unit

μF

Decoupling Capacitance between VDD and VSS

Decoupling Capacitance between VDDQ and VSSQ

CDC1

CDC2

0.1 + 0.01

μF

Note: 1. VDD and VDDQ pins are separated each other.

All VDD pins are connected in chip. All VDDQ pins are connected in chip.

2. VSS and VSSQ pins are separated each other

All VSS pins are connected in chip. All VSSQ pins are connected in chip.

DC Electrical Characteristics

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C or -40ºC to +85ºC for -U)

Speed

-7

Symbol

Parameter

Test Conditions

Organization

Unit Notes

-6

-75

Burst Length = 1

t^RC= tRC(min), tCC = tCC(min), IOL =

0mA

115

X 8

Operating Current

(One Bank Active)

Icc1

120

100

X 16

Precharge Standby

Current in power-down

mode

Icc2 P

CKE = VIL(max), tCC = 10ns

CLK = V^IL(max), tCC = ∞

X 8 / X 16

Icc2 PS

CKE = VIH(min), CS = VIH(min), tCC

= 10ns

Input signals are changed one time

during 20ns

ICC2N

X 8 / X 16

Precharge Standby

Current in non power-

down mode

CKE = V^IH(min), CLK = VIL(max),

t^CC= ∞

Input signals are stable.

ICC2NS

ICC3N

X 8 / X 16

CKE = VIH(min), CS = VIH(min), tCC

= 10ns

Input signals are changed one time

during 20ns

Active Standby current

in non power-down

mode (One Bank Active)

CKE = V^IH(min), CLK = VIL(max),

t^CC= ∞

Input signals are stable

ICC3NS

ICC3P

CKE = VIL(max), tcc=10ns

X 8 / X 16

Active Standby current

in power-down mode

(One Bank Active)

ICC3PS

CKE & CLK = VIL(max), tcc= ∞

Operating Current

(Burst Mode)

I^OL= 0mA, Page Bust

All bank Activated, t^CCD= tCCD (min)

140

125

120

ICC4

X 8 / X 16

200

190

ICC5

ICC6

Refresh Current

tRC = tRC (min)

X 8 / X 16

220

Self Refresh Current

CKE = 0.2V

Note: 1. Measured with outputs open. Addresses are changed only one time during tCC(min).

2. Refresh period is 64ms. Addresses are changed only one time during t^CC(min).

3. Unless otherwise noted, input swing IeveI is CMOS (VIH /VIL=VDDQ/VSSQ).

PRELIMINARY (May, 2008, Version 0.3)

AMIC Technology, Corp.

1...4 5 678 9 10...40

下载PDF

与A43L4608AV-7F相关器件

型号	品牌	描述	获取价格	数据表
A43L4608AV-7UF	AMICC	DRAM	获取价格
A43L4616	AMICC	4M X 16 Bit X 4 Banks Synchronous DRAM	获取价格
A43L4616AV-6F	AMICC	DRAM	获取价格
A43L4616AV-6UF	AMICC	DRAM	获取价格
A43L4616AV-75F	AMICC	DRAM	获取价格
A43L4616AV-75UF	AMICC	DRAM	获取价格