5秒后页面跳转
A43L2616V-5.5VF PDF预览

A43L2616V-5.5VF

更新时间: 2024-02-14 07:22:20
品牌 Logo 应用领域
联笙电子 - AMICC 动态存储器
页数 文件大小 规格书
41页 1054K
描述
1M X 16 Bit X 4 Banks Synchronous DRAM

A43L2616V-5.5VF 技术参数

是否Rohs认证: 符合生命周期:Contact Manufacturer
包装说明:TSOP2, TSOP54,.46,32Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.48访问模式:FOUR BANK PAGE BURST
最长访问时间:5 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):183 MHzI/O 类型:COMMON
交错的突发长度:1,2,4,8JESD-30 代码:R-PDSO-G54
长度:22.22 mm内存密度:67108864 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:54字数:4194304 words
字数代码:4000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:4MX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSOP2
封装等效代码:TSOP54,.46,32封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V认证状态:Not Qualified
刷新周期:4096座面最大高度:1.2 mm
自我刷新:YES连续突发长度:1,2,4,8,FP
最大待机电流:0.001 A子类别:DRAMs
最大压摆率:0.16 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:10.16 mm
Base Number Matches:1

A43L2616V-5.5VF 数据手册

 浏览型号A43L2616V-5.5VF的Datasheet PDF文件第1页浏览型号A43L2616V-5.5VF的Datasheet PDF文件第2页浏览型号A43L2616V-5.5VF的Datasheet PDF文件第3页浏览型号A43L2616V-5.5VF的Datasheet PDF文件第5页浏览型号A43L2616V-5.5VF的Datasheet PDF文件第6页浏览型号A43L2616V-5.5VF的Datasheet PDF文件第7页 
A43L2616  
Pin Descriptions  
Symbol  
Name  
Description  
CLK  
CS  
System Clock  
Chip Select  
Active on the positive going edge to sample all inputs.  
Disables or Enables device operation by masking or enabling all inputs except  
CLK, CKE and L(U)DQM  
Masks system clock to freeze operation from the next clock cycle.  
CKE should be enabled at least one clock + tss prior to new command.  
Disable input buffers for power down in standby.  
CKE  
Clock Enable  
Row / Column addresses are multiplexed on the same pins.  
Row address : RA0~RA11, Column address: CA0~CA7  
Selects bank to be activated during row address latch time.  
Selects band for read/write during column address latch time.  
A0~A11  
Address  
BS0, BS1  
Bank Select Address  
Row Address Strobe  
Latches row addresses on the positive going edge of the CLK with RAS low.  
Enables row access & precharge.  
RAS  
CAS  
Latches column addresses on the positive going edge of the CLK with CAS low.  
Enables column access.  
Column Address  
Strobe  
Write Enable  
Enables write operation and Row precharge.  
WE  
Makes data output Hi-Z, t SHZ after the clock and masks the output.  
Blocks data input when L(U)DQM active.  
Data Input/Output  
Mask  
L(U)DQM  
DQ0-15  
Data Input/Output  
Data inputs/outputs are multiplexed on the same pins.  
Power  
Supply/Ground  
VDD/VSS  
Power Supply: +3.3V±0.3V/Ground  
Data Output  
Power/Ground  
VDDQ/VSSQ  
NC/RFU  
Provide isolated Power/Ground to DQs for improved noise immunity.  
No Connection  
(September, 2004, Version 3.1)  
3
AMIC Technology, Corp.  

与A43L2616V-5.5VF相关器件

型号 品牌 描述 获取价格 数据表
A43L2616V-6 AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L2616V-6F AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L2616V-6V AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L2616V-6VF AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L2616V-7 AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L2616V-75I AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格