5秒后页面跳转
A40MX04-2PL44M PDF预览

A40MX04-2PL44M

更新时间: 2024-01-17 15:35:56
品牌 Logo 应用领域
其他 - ETC 现场可编程门阵列可编程逻辑时钟
页数 文件大小 规格书
116页 2857K
描述
Field Programmable Gate Array (FPGA)

A40MX04-2PL44M 技术参数

生命周期:Active包装说明:,
Reach Compliance Code:compliant风险等级:5.75
Is Samacsys:N可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
Base Number Matches:1

A40MX04-2PL44M 数据手册

 浏览型号A40MX04-2PL44M的Datasheet PDF文件第2页浏览型号A40MX04-2PL44M的Datasheet PDF文件第3页浏览型号A40MX04-2PL44M的Datasheet PDF文件第4页浏览型号A40MX04-2PL44M的Datasheet PDF文件第5页浏览型号A40MX04-2PL44M的Datasheet PDF文件第6页浏览型号A40MX04-2PL44M的Datasheet PDF文件第7页 
v5.0  
40MX and 42MX FPGA Families  
Features  
High Capacity  
• Commercial, Military Temperature and MIL-STD-883  
Ceramic Packages  
• Single-Chip ASIC Alternative  
• 3,000 to 54,000 System Gates  
• Up to 2.5 kbits Configurable Dual-Port SRAM  
• Fast Wide-Decode Circuitry  
• QML Certification  
• Ceramic Devices Available to DSCC SMD  
Ease of Integration  
• Up to 202 User-Programmable I/O Pins  
• Mixed Voltage Operation (5.0V or 3.3V I/O)  
High Performance  
• 5.6 ns Clock-to-Out  
• Synthesis-Friendly Architecture to Support ASIC Design  
Methodologies  
• 250 MHz Performance  
• 5 ns Dual-Port SRAM Access  
• 100 MHz FIFOs  
• Up to 100% Resource Utilization and 100% Pin Fixing  
• Deterministic, User-Controllable Timing  
• Unique In-System Diagnostic and Verification Capability  
with Silicon Explorer II  
• 7.5 ns 35-Bit Address Decode  
HiRel Features  
• Low Power Consumption  
• Commercial, Industrial, and Military Temperature Plastic  
Packages  
• IEEE Standard 1149.1 (JTAG) Boundary Scan Testing  
• 5.0V and 3.3V Programmable PCI-Compliant I/O  
Product Profile  
Device  
A40MX02  
A40MX04  
A42MX09  
A42MX16  
A42MX24  
A42MX36  
Capacity  
System Gates  
SRAM Bits  
3,000  
N/A  
6,000  
N/A  
14,000  
N/A  
24,000  
N/A  
36,000  
N/A  
54,000  
2,560  
Logic Modules  
Sequential  
Combinatorial  
Decode  
295  
547  
348  
336  
N/A  
624  
608  
N/A  
954  
912  
24  
1,230  
1,184  
24  
Clock-to-Out  
9.5 ns  
9.5 ns  
5.6 ns  
6.1 ns  
6.1 ns  
6.3 ns  
SRAM Modules  
(64x4 or 32x8)  
N/A  
N/A  
N/A  
348  
516  
2
N/A  
624  
928  
2
N/A  
954  
1,410  
2
10  
1,230  
1,822  
6
Dedicated Flip-Flops  
Maximum Flip-Flops  
Clocks  
147  
1
273  
1
User I/O (Maximum)  
PCI  
57  
No  
No  
69  
No  
No  
104  
No  
No  
140  
No  
No  
176  
Yes  
Yes  
202  
Yes  
Yes  
Boundary Scan Test (BST)  
Packages (by pin count)  
PLCC  
PQFP  
VQFP  
TQFP  
CQFP  
PBGA  
44, 68  
100  
80  
44, 68, 84  
84  
100, 160  
100  
176  
84  
84  
160, 208  
208, 240  
208, 256  
272  
100  
80  
100, 160, 208  
100  
176  
176  
February 2001  
1
© 2001 Actel Corporation  

与A40MX04-2PL44M相关器件

型号 品牌 获取价格 描述 数据表
A40MX04-2PL44MX39 ACTEL

获取价格

Field Programmable Gate Array, 547-Cell, CMOS, PQCC44,
A40MX04-2PL44MX79 ACTEL

获取价格

Field Programmable Gate Array, 547 CLBs, 6000 Gates, CMOS, PQCC44
A40MX04-2PL44X79 MICROSEMI

获取价格

Field Programmable Gate Array, 547 CLBs, 6000 Gates, 101MHz, CMOS, PQCC44, PLASTIC, LCC-44
A40MX04-2PL44YC MICROSEMI

获取价格

Field Programmable Gate Array
A40MX04-2PL44YI MICROSEMI

获取价格

Field Programmable Gate Array
A40MX04-2PL68 MICROSEMI

获取价格

Field Programmable Gate Array, 547 CLBs, 6000 Gates, 101MHz, CMOS, PQCC68, PLASTIC, LCC-68
A40MX04-2PL68B MICROSEMI

获取价格

Field Programmable Gate Array, 547 CLBs, 4000 Gates, 100.5MHz, CMOS, PQCC68, PLASTIC, MS-0
A40MX04-2PL68C MICROSEMI

获取价格

FPGA
A40MX04-2PL68I MICROSEMI

获取价格

Field Programmable Gate Array, 547 CLBs, 6000 Gates, 101MHz, 547-Cell, CMOS, PQCC68, PLAST
A40MX04-2PL68IX79 MICROSEMI

获取价格

Field Programmable Gate Array, 547 CLBs, 6000 Gates, 101MHz, CMOS, PQCC68