3964
DUAL FULL-BRIDGE
PWM MOTOR DRIVER
FUNCTIONAL DESCRIPTION
prevent false over-current detections due to reverse-
recovery currents of the clamp diodes, and/or switching
transients related to distributed capacitance in the load.
Internal PWM Current Control. The A3964SB and
A3964SLB contain a fixed off-time pulse-width modulated
(PWM) current-control circuit that can be used to limit the
load current to a desired value. The peak value of the
current limiting (ITRIP) is set by the selection of an external
current-sensing resistor (RS) and reference input voltage
(VREF(IN)). The internal circuitry compares the voltage
across the external sense resistor to the voltage on the
reference input terminal (VREF(IN)) resulting in a
During internal PWM operation, at the end of the tOFF
time, the comparator’s output is blanked and CT begins to
be charged from approximately 1.1 volts by an internal
current source of approximately 1 mA. The comparator
output remains blanked until the voltage on CT reaches
approximately 3 volts.
transconductance function approximated by:
When a transition of the PHASE input occurs, CT
is discharged to near ground during the crossover delay
time (the crossover delay time is present to prevent
simultaneous conduction of the source and sink drivers).
After the crossover delay, CT is charged by an internal
current source of approximately 1 mA. The comparator
output remains blanked until the voltage on CT reaches
approximately 3 volts.
VREF(IN)
ITRIP
≈
RS
The reference input voltage is typically set with a
resistor divider from VREF(OUT). To ensure proper operation
of the voltage reference, the resistor divider should have
an impedance of 3 kΩ to 15 kΩ (RD = RA+RB). Within this
range, a low impedance will minimize the effect of the REF
IN input offset current.
When the device is disabled, via the ENABLE input,
CT is discharged to near ground. When the device is
re-enabled, CT is charged by an internal current source of
approximately 1 mA. The comparator output remains
blanked until the voltage on CT reaches approximately
3 volts.
The current-control circuitry limits the load current as
follows: when the load current reaches ITRIP, the compara-
tor resets a latch that turns off the selected source driver.
The load inductance causes the current to recirculate
through the sink driver and flyback diode.
The minimum recommended value for CT is
1000 pF. This value ensures that the blanking time is
sufficient to avoid false trips of the comparator under
normal operating conditions. For optimal regulation of the
load current, the above value for CT is recommended and
the value of RT can be sized to determine tOFF. For more
information regarding load current regulation, see below.
For each bridge, the user selects an external resistor
(RT) and capacitor (CT) to determine the time period
(tOFF = RTCT) during which the source driver remains
disabled (see “RC Fixed Off-time” below). The range of
recommended values for CT and RT are 1000 pF to 1500
pF and 15 kΩ to 100 kΩ respectively. For optimal load
current regulation, CT is normally set to 1000 pF (see
“Load Current Regulation” below). At the end of the RC
interval, the source driver is enabled allowing the load
current to increase again. The PWM cycle repeats,
maintaining the peak load current at the desired value.
Load Current Regulation. Because the device operates
in a slow current-decay mode (2-quadrant PWM mode),
there is a limit to the lowest level that the PWM current
control circuitry can regulate load current. The limitation is
due to the minimum PWM duty cycle, which is a function of
the user-selected value of tOFF and the minimum on-time
pulse tON(min)max that occurs each time the PWM latch is
reset. If the motor is not rotating, as in the case of a
stepper motor in hold/detent mode, a brush dc motor when
stalled or at startup, the worst case value of current
regulation can be approximated by:
RC Blanking. In addition to determining the fixed off-time
of the PWM control circuit, the CT component sets the
comparator blanking time. This function blanks the output
of the comparator when the outputs are switched by the
internal current-control circuitry (or by the PHASE or
ENABLE inputs). The comparator output is blanked to
[(VBB – VSAT(SOURCE+SINK)) • tON(min)max] – (1.05 (VSAT(SINK) + VF) • tOFF
1.05 (tON(min)max + tOFF) • RLOAD
)
I AVG
≈
5秒后页面跳转
深入解析AD7606高性能多通道模数转换器：资料手册参数分析
74HC573三态非易失锁存器(Latch)资料手册参数分析
MAX3232 RS-232电平转换器资料手册参数分析
MAX485 RS-485/RS-422收发器资料手册参数分析
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
