5秒后页面跳转
A3958SB PDF预览

A3958SB

更新时间: 2024-02-24 16:59:47
品牌 Logo 应用领域
急速微 - ALLEGRO 驱动器电机
页数 文件大小 规格书
12页 177K
描述
DMOS FULL-BRIDGE PWM MOTOR DRIVER

A3958SB 数据手册

 浏览型号A3958SB的Datasheet PDF文件第4页浏览型号A3958SB的Datasheet PDF文件第5页浏览型号A3958SB的Datasheet PDF文件第6页浏览型号A3958SB的Datasheet PDF文件第8页浏览型号A3958SB的Datasheet PDF文件第9页浏览型号A3958SB的Datasheet PDF文件第10页 
3958  
DMOS FULL-BRIDGE  
PWM MOTOR DRIVER  
FUNCTIONAL DESCRIPTION (continued)  
Synchronous Rectification. When a PWM off cycle  
is triggered, either by an ENABLE chop command or  
internal fixed off-time cycle, load current will recirculate  
according to the decay mode selected by the control logic.  
The A3958 synchronous rectification feature will turn on  
the opposite pair of DMOS outputs during the current  
decay and effectively short out the body diodes with the  
low rDS(on) driver. This will reduce power dissipation  
significantly and can eliminate the need for external  
Schottky diodes.  
VREG. This internally generated voltage is used to operate  
the sink-side DMOS outputs. The VREG terminal should  
be decoupled with a 0.22 µF capacitor to ground. VREG is  
internally monitored and in the case of a fault condition,  
the outputs of the device are disabled.  
Charge Pump. The charge pump is used to generate a  
gate-supply voltage greater than VBB to drive the source-  
side DMOS gates. A 0.22 µF ceramic capacitor should be  
connected between CP1 and CP2 for pumping purposes.  
A 0.22 µF ceramic capacitor should be connected between  
CP and VBB to act as a reservoir to operate the high-side  
DMOS devices. The CP voltage is internally monitored  
and, in the case of a fault condition, the source outputs of  
the device are disabled.  
Synchronous rectification can be configured in active  
mode, passive mode, or disabled via the serial port (bits  
D11 and D12).  
The active or passive mode selection has no impact in  
slow-decay mode. With synchronous rectification  
enabled, the slow-decay mode serves as an effective brake  
mode.  
Shutdown. In the event of a fault (excessive junction  
temperature, or low voltage on CP or VREG) the outputs of  
the device are disabled until the fault condition is  
removed. At power up, and in the event of low VDD, the  
UVLO circuit disables the drivers and resets the data in  
the serial port to all zeros.  
Current Regulation. Load current is regulated by an  
internal fixed off-time PWM control circuit. When the  
outputs of the DMOS H bridge are turned on, the current  
increases in the motor winding until it reaches a trip value  
determined by the external sense resistor (RS), the applied  
analog reference voltage (VREF), the RANGE logic level,  
and serial data bit D16:  
PWM Timer Function. The PWM timer is  
programmable via the serial port (bits D2 – D10) to  
provide off-time PWM signals to the control circuitry. In  
the mixed current-decay mode, the first portion of the off  
time operates in fast decay, until the fast decay time count  
(serial bits D7 – D10) is reached, followed by slow decay  
for the rest of the off-time period (bits D2 – D6). If the  
fast decay time is set longer than the off time, the device  
effectively operates in fast decay mode. Bit D17, in  
conjunction with MODE, selects mixed or slow decay.  
When RANGE = D16 ........... ITRIP = VREF/10RS  
When RANGE D16 ........... ITRIP = VREF/5RS  
At the trip point, the sense comparator resets the source-  
enable latch, turning off the source driver. The load  
inductance then causes the current to recirculate for the  
serial-port-programmed fixed off-time period. The  
current path during recirculation is determined by the  
configuration of slow/mixed current-decay mode (D17)  
and the synchronous rectification control bits (D11 and  
D12).  
PWM Blank Timer. When a source driver turns on, a  
current spike occurs due to the reverse recovery currents  
of the clamp diodes and/or switching transients related to  
distributed capacitance in the load. To prevent this current  
spike from erroneously resetting the source-enable latch,  
the sense comparator is blanked. The blank timer runs  
after the off-time counter (see bits D2 – D6) to provide the  
programmable blanking function. The blank timer is reset  
when ENABLE is chopped or PHASE is changed. For  
external PWM control, a PHASE change or ENABLE on  
will trigger the blanking function.  
www.allegromicro.com  
7

与A3958SB相关器件

型号 品牌 描述 获取价格 数据表
A3958SB-T ALLEGRO DMOS FULL-BRIDGE PWM MOTOR DRIVER

获取价格

A3958SLB ALLEGRO DMOS FULL-BRIDGE PWM MOTOR DRIVER

获取价格

A3958SLB-T ALLEGRO DMOS FULL-BRIDGE PWM MOTOR DRIVER

获取价格

A3958SLBTR ALLEGRO DMOS Full-Bridge PWM Motor Driver

获取价格

A3958SLBTR-T ALLEGRO DMOS FULL-BRIDGE PWM MOTOR DRIVER

获取价格

A3958SLB-TTR ALLEGRO Brushless DC Motor Controller, 2A, NMOS, PDSO24, LEAD FREE, BATWING, PLASTIC, SOIC-24

获取价格