5秒后页面跳转
A3933 PDF预览

A3933

更新时间: 2024-02-19 10:25:54
品牌 Logo 应用领域
急速微 - ALLEGRO 控制器
页数 文件大小 规格书
12页 169K
描述
THREE-PHASE POWER MOSFET CONTROLLER

A3933 技术参数

生命周期:Obsolete零件包装代码:QFJ
包装说明:QCCJ,针数:32
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.81
模拟集成电路 - 其他类型:BRUSHLESS DC MOTOR CONTROLLERJESD-30 代码:R-PQCC-J32
长度:13.97 mm功能数量:1
端子数量:32最高工作温度:85 °C
最低工作温度:-20 °C封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装形状:RECTANGULAR
封装形式:CHIP CARRIER认证状态:Not Qualified
座面最大高度:3.55 mm最大供电电压 (Vsup):28 V
最小供电电压 (Vsup):12 V标称供电电压 (Vsup):15 V
表面贴装:YES温度等级:OTHER
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD宽度:11.43 mm
Base Number Matches:1

A3933 数据手册

 浏览型号A3933的Datasheet PDF文件第2页浏览型号A3933的Datasheet PDF文件第3页浏览型号A3933的Datasheet PDF文件第4页浏览型号A3933的Datasheet PDF文件第6页浏览型号A3933的Datasheet PDF文件第7页浏览型号A3933的Datasheet PDF文件第8页 
3933  
THREE-PHASE POWER  
MOSFET CONTROLLER  
Terminal Descriptions  
RESET — A logic input used to enable the device, internally  
pulled up to VLCAP (+5 V). A logic HIGH will disable the  
device and force all gate drivers to 0 V, coasting the motor. A  
logic LOW allows the gate drive to follow commutation logic.  
This input overrides BRAKE.  
Terminal  
Name  
1
PGND  
RESET  
GLC  
2
3
4
SC  
GLA/GLB/GLC — Low-side, gate-drive outputs for external  
NMOS drivers. External series-gate resistors (as close as  
possible to the NMOS gate) can be used to control the slew rate  
seen at the power-driver gate, thereby controlling the di/dt and  
dv/dt of the SA/SB/SC outputs. Each output is designed and  
specified to drive a 1000 pF load with a rise time of 50 ns.  
5
GHC  
CC  
6
7
GLB  
8
SB  
9
GHB  
CB  
SA/SB/SC — Directly connected to the motor, these terminals  
sense the voltages switched across the load. These terminals  
are also connected to the negative side of the bootstrap capaci-  
tors and are the negative supply connections for the floating  
high-side drive.  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
GLA  
SA  
GHA  
CA  
GHA/GHB/GHC — High-side, gate-drive outputs for external  
NMOS drivers. External series-gate resistors (as close as  
possible to the NMOS gate) can be used to control the slew rate  
seen at the power-driver gate, thereby controlling the di/dt and  
dv/dt of the SA/SB/SC outputs. Each output is designed and  
specified to drive a 1000 pF load with a rise time of 100 ns.  
VCCOUT  
LCAP  
FAULT  
MODE  
VBB  
CA/CB/CC — High-side connections for the bootstrap capaci-  
tors, positive supply for high-side gate drive. The bootstrap  
capacitor is charged to approximately VCCOUT when the  
associated output SA/SB/SC terminal is low. When the output  
swings high, the voltage on this terminal rises with the output to  
provide the boosted gate voltage needed for n-channel power  
FETs.  
H1  
H3  
H2  
DIR  
BRAKE  
BRKCAP  
BRKSEL  
PWM  
RC  
continued next page  
SENSE  
REF  
DEAD  
AGND  
www.allegromicro.com  

与A3933相关器件

型号 品牌 描述 获取价格 数据表
A3933SEQ ALLEGRO THREE-PHASE POWER MOSFET CONTROLLER

获取价格

A3933SEQTR ALLEGRO Brushless DC Motor Controller, PQCC32, 9 X 7 MM, PLASTIC, QCC-32

获取价格

A3934-0000T 3M 100 x 100, PCB Two Row

获取价格

A3934-0010T 3M 100 x 100, PCB Two Row

获取价格

A3934-2000T 3M 100 x 100, PCB Two Row

获取价格

A3934-2010T 3M 100 x 100, PCB Two Row

获取价格