5秒后页面跳转
A29512AL-90 PDF预览

A29512AL-90

更新时间: 2024-02-03 11:10:16
品牌 Logo 应用领域
联笙电子 - AMICC /
页数 文件大小 规格书
31页 295K
描述
64K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory

A29512AL-90 数据手册

 浏览型号A29512AL-90的Datasheet PDF文件第1页浏览型号A29512AL-90的Datasheet PDF文件第3页浏览型号A29512AL-90的Datasheet PDF文件第4页浏览型号A29512AL-90的Datasheet PDF文件第5页浏览型号A29512AL-90的Datasheet PDF文件第6页浏览型号A29512AL-90的Datasheet PDF文件第7页 
A29512A Series  
64K X 8 Bit CMOS 5.0 Volt-only,  
Uniform Sector Flash Memory  
Preliminary  
Features  
- Embedded Program algorithm automatically writes  
and verifies bytes at specified addresses  
nTypical 100,000 program/erase cycles per sector  
n20-year data retention at 125°C  
n5.0V ± 10% for read and write operations  
nAccess times:  
- 55/70/90 (max.)  
nCurrent:  
- 20 mA typical active read current  
- 30 mA typical program/erase current  
- 1 mA typical CMOS standby  
- Reliable operation for the life of the system  
nCompatible with JEDEC-standards  
- Pinout and software compatible with single-power-  
supply Flash memory standard  
nFlexible sector architecture  
- Superior inadvertent write protection  
- 32 Kbyte X 2 sectors  
- Any combination of sectors can be erased  
- Supports full chip erase  
- Sector protection:  
A hardware method of protecting sectors to prevent  
any inadvertent program or erase operations within  
that sector  
n
Polling and toggle bits  
- Provides a software method of detecting completion  
of program or erase operations  
Data  
nErase Suspend/Erase Resume  
- Suspends a sector erase operation to read data  
from, or program data to, a non-erasing sector, then  
resumes the erase operation  
nEmbedded Erase Algorithms  
- Embedded Erase algorithm will automatically erase  
the entire chip or any combination of designated  
sectors and verify the erased sectors  
nPackage options  
- 32-pin P-DIP, PLCC, or TSOP(Forward type)  
General Description  
The A29512A is a 5.0 volt-only Flash memory organized as  
65,535 bytes of 8 bits each. The 64 Kbytes of data are further  
divided into four sectors for flexible sector erase capability.  
The 8 bits of data appear on I/O0 - I/O7 while the addresses  
are input on A0 to A15. The A29512A is offered in 32-pin  
PLCC, TSOP, and PDIP packages. This device is designed  
to be programmed in-system with the standard system 5.0  
volt VCC supply. Additional 12.0 volt VPP is not required for  
in-system write or erase operations. However, the A29512A  
can also be programmed in standard EPROM programmers.  
The A29512A has the first toggle bit, I/O6, which indicates  
whether an Embedded Program or Erase is in progress, or it  
is in the Erase Suspend. Besides the I/O6 toggle bit, the  
A29512A has a second toggle bit, I/O2, to indicate whether  
the addressed sector is being selected for erase. The  
A29512A also offers the ability to program in the Erase  
Suspend mode. The standard A29512A offers access times  
of 55, 70 and 90 ns allowing high-speed microprocessors to  
operate without wait states. To eliminate bus contention the  
The device requires only a single 5.0 volt power supply for  
both read and write functions. Internally generated and  
regulated voltages are provided for the program and erase  
operations.  
The A29512A is entirely software command set compatible  
with the JEDEC single-power-supply Flash standard.  
Commands are written to the command register using  
standard microprocessor write timings. Register contents  
serve as input to an internal state-machine that controls the  
erase and programming circuitry. Write cycles also internally  
latch addresses and data needed for the programming and  
erase operations. Reading data out of the device is similar to  
reading from other Flash or EPROM devices.  
Device programming occurs by writing the proper program  
command sequence. This initiates the Embedded Program  
algorithm - an internal algorithm that automatically times the  
program pulse widths and verifies proper program margin.  
Device erasure occurs by executing the proper erase  
command sequence. This initiates the Embedded Erase  
algorithm  
-
an internal algorithm that automatically  
device has separate chip enable (  
), write enable (  
)
WE  
CE  
preprograms the array (if it is not already programmed)  
before executing the erase operation. During erase, the  
device automatically times the erase pulse widths and  
verifies proper erase margin.  
and output enable (  
) controls.  
OE  
PRELIMINARY  
(August, 2002, Version 0.0)  
1
AMIC Technology, Inc.  

与A29512AL-90相关器件

型号 品牌 描述 获取价格 数据表
A29512AV-55 AMICC 64K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory

获取价格

A29512AV-70 AMICC 64K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory

获取价格

A29512AV-90 AMICC 64K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory

获取价格

A29512L-55 AMICC 64K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory

获取价格

A29512L-70 AMICC 64K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory

获取价格

A29512L-90 AMICC 64K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory

获取价格