Datasheet > A25L80PO-UF

A25L80PO-UF

更新时间： 2022-12-01 21:28:15

品牌	Logo	应用领域
联笙电子 - AMICC		光电二极管
页数	文件大小	规格书
37页	462K
描述
Flash, 1MX8, PDSO8, SOP-8

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A25L80PO-UF 数据手册

A25L80P Series

SIGNAL DESCRIPTION

Serial Data Output (Q). This output signal is used to transfer

data serially out of the device. Data is shifted out on the

falling edge of Serial Clock (C).

Serial Data Input (D). This input signal is used to transfer

data serially into the device. It receives instructions,

addresses, and the data to be programmed. Values are

latched on the rising edge of Serial Clock (C).

Serial Clock (C). This input signal provides the timing of the

serial interface. Instructions, addresses, or data present at

Serial Data Input (D) are latched on the rising edge of Serial

Clock (C). Data on Serial Data Output (Q) changes after the

falling edge of Serial Clock (C).

Driving Chip Select ( ) Low enables the device, placing it in

the active power mode.

After Power-up, a falling edge on Chip Select ( ) is required

prior to the start of any instruction.

Hold (

). The Hold (

) signal is used to pause

HOLD

any serial communications with the device without

deselecting the device.

During the Hold condition, the Serial Data Output (Q) is high

impedance, and Serial Data Input (D) and Serial Clock (C)

are Don’t Care. To start the Hold condition, the device must

be selected, with Chip Select ( ) driven Low.

Chip Select ( ). When this input signal is High, the device

Write Protect ( ). The main purpose of this input signal is

is deselected and Serial Data Output (Q) is at high

impedance. Unless an internal Program, Erase or Write

Status Register cycle is in progress, the device will be in the

Standby mode (this is not the Deep Power-down mode).

to freeze the size of the area of memory that is protected

against program or erase instructions (as specified by the

values in the BP2, BP1 and BP0 bits of the Status Register).

SPI MODES

the falling edge of Serial Clock (C).

These devices can be driven by a microcontroller with its SPI

peripheral running in either of the two following modes:

– CPOL=0, CPHA=0

– CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising

edge of Serial Clock (C), and output data is available from

The difference between the two modes, as shown in Figure 2,

is the clock polarity when the bus master is in Stand-by mode

and not transferring data:

– C remains at 0 for (CPOL=0, CPHA=0)

– C remains at 1 for (CPOL=1, CPHA=1)

(April, 2007, Version 1.5)

AMIC Technology Corp.

1 2 345 6 7...37

下载PDF

与A25L80PO-UF相关器件

型号	品牌	描述	获取价格	数据表
A25L80PQ-F	AMICC	Flash, 1MX8, PDSO8, QFN-8	获取价格
A25L80PQ-U	AMICC	Flash, 8MX1, 6 X 5 MM, 0.80 MM PITCH, QFN-8	获取价格
A25L80PQ-UF	AMICC	Flash, 8MX1, 6 X 5 MM, 0.80 MM PITCH, ROHS COMPLIANT, QFN-8	获取价格
A25L80P-UF	AMICC	Flash, 1MX8, PDIP8, DIP-8	获取价格
A25P1NA-103-10	MOLEX	RF MCX Connector, Male, Cable Mount, Crimp Terminal, Plug	获取价格
A25P1NA-103-10G	MOLEX	RF MCX Connector, Male, Cable Mount, Crimp Terminal, Plug,	获取价格