5秒后页面跳转
A1020B-PLG68I PDF预览

A1020B-PLG68I

更新时间: 2022-12-01 19:50:05
品牌 Logo 应用领域
ACTEL
页数 文件大小 规格书
24页 163K
描述
Field Programmable Gate Array, 547 CLBs, 2000 Gates, 40.5MHz, 547-Cell, CMOS, PQCC68, PLASTIC, MS-007-AD, LCC-68

A1020B-PLG68I 数据手册

 浏览型号A1020B-PLG68I的Datasheet PDF文件第2页浏览型号A1020B-PLG68I的Datasheet PDF文件第3页浏览型号A1020B-PLG68I的Datasheet PDF文件第4页浏览型号A1020B-PLG68I的Datasheet PDF文件第6页浏览型号A1020B-PLG68I的Datasheet PDF文件第7页浏览型号A1020B-PLG68I的Datasheet PDF文件第8页 
A C T  
1 S e r i e s F P G A s  
P R A  
P r o b e A (O u t p u t )  
P i n D e s c r i p t i o n  
The Probe A pin is used to output data from any user-defined  
design node within the device. This independent diagnostic  
pin is used in conjunction with the Probe B pin to allow  
real-time diagnostic output of any signal path within the  
device. The Probe A pin can be used as a user-defined I/O  
when debugging has been completed. The pins probe  
capabilities can be permanently disabled to protect the  
programmed designs confidentiality. PRA is active when the  
MODE pin is HIGH. This pin functions as an I/O when the  
MODE pin is LOW.  
C LK  
C lo c k (In p u t )  
TTL Clock input for global clock distribution network. The  
Clock input is buffered prior to clocking the logic modules.  
This pin can also be used as an I/O.  
DC LK  
Dia g n o s t ic C lo c k (In p u t )  
TTL Clock input for diagnostic probe and device  
programming. DCLK is active when the MODE pin is HIGH.  
This pin functions as an I/O when the MODE pin is LOW.  
G N D  
G r o u n d  
P R B  
P r o b e B (O u t p u t )  
Input LOW supply voltage.  
The Probe B pin is used to output data from any user-defined  
design node within the device. This independent diagnostic  
pin is used in conjunction with the Probe A pin to allow  
real-time diagnostic output of any signal path within the  
device. The Probe B pin can be used as a user-defined I/O  
when debugging has been completed. The pins probe  
capabilities can be permanently disabled to protect the  
programmed designs confidentiality. PRB is active when the  
MODE pin is HIGH. This pin functions as an I/O when the  
MODE pin is LOW.  
I/O  
In p u t /O u t p u t (In p u t , O u t p u t )  
I/O pin functions as an input, output, three-state, or  
bidirectional buffer. Input and output levels are compatible  
with standard TTL and CMOS specifications. Unused I/O pins  
are automatically driven LOW by the ALS software.  
MO DE  
Mo d e (In p u t )  
The MODE pin controls the use of multifunction pins (DCLK,  
PRA, PRB, SDI). When the MODE pin is HIGH, the special  
functions are active. When the MODE pin is LOW, the pins  
function as I/O. To provide Actionprobe capability, the MODE  
pin should be terminated to GND through a 10K resistor so  
that the MODE pin can be pulled high when required.  
S DI  
S e r ia l Da t a In p u t (In p u t )  
Serial data input for diagnostic probe and device  
programming. SDI is active when the MODE pin is HIGH. This  
pin functions as an I/O when the MODE pin is LOW.  
N C  
N o C o n n e c t io n  
This pin is not connected to circuitry within the device.  
V
S u p p ly Vo lt a g e  
C C  
Input HIGH supply voltage.  
1
R e c o m m e n d e d O p e r a t i n g C o n d i t i o n s  
A b s o l u t e M a x i m u m R a t i n g s  
Free air temperature range  
Parameter  
Commercial Industrial  
Military  
Units  
Symbol Parameter  
Limits  
Units  
Temperature  
Range  
0 to  
+70  
–40 to  
+85  
–55 to  
+125  
1
°C  
2
V
V
DC Supply Voltage  
Input Voltage  
–0.5 to +7.0  
Volts  
CC  
I
PowerSupply  
Tolerance  
–0.5 to V +0.5 Volts  
CC  
±5  
±10  
±10  
%V  
CC  
V
I
Output Voltage  
I/O Sink/Source  
–0.5 to V +0.5 Volts  
CC  
O
Note:  
±20  
mA  
1. Ambient temperature (T ) used for commercial and industrial;  
IO  
A
3
case temperature (T ) used for military.  
Current  
C
T
Storage Temperature  
–65 to +150  
°C  
STG  
Notes:  
1. Stresses beyond those listed under “Absolute Maximum Ratings”  
may cause permanent damage to the device. Exposure to  
absolute maximum rated conditions for extended periods may  
affect device reliability. Device should not be operated outside  
the Recommended Operating Conditions.  
2. V = V , except during device programming.  
PP  
CC  
3. Device inputs are normally high impedance and draw  
extremely low current. However, when input voltage is greater  
than V + 0.5 V or less than GND – 0.5 V, the internal protection  
CC  
diode will be forward biased and can draw excessive current.  
1 -2 8 7  

与A1020B-PLG68I相关器件

型号 品牌 描述 获取价格 数据表
A1020B-PLG84C ACTEL 5V and 3.3V Families fully compatible with JEDEC specifications

获取价格

A1020B-PLG84C MICROSEMI Field Programmable Gate Array, 547 CLBs, 2000 Gates, 45MHz, CMOS, PQCC84, PLASTIC, MS-007-

获取价格

A1020B-PLG84I ACTEL Field Programmable Gate Array, 547 CLBs, 2000 Gates, 40.5MHz, 547-Cell, CMOS, PQCC84, PLAS

获取价格

A1020B-PLG84M ACTEL Field Programmable Gate Array, 547 CLBs, 2000 Gates, CMOS, PQCC84, PLASTIC, LCC-84

获取价格

A1020B-PQ100C ETC Field Programmable Gate Array (FPGA)

获取价格

A1020B-PQ100I MICROSEMI Field Programmable Gate Array, 547 CLBs, 2000 Gates, 40.5MHz, 547-Cell, CMOS, PQFP100, PLA

获取价格