Datasheet > 可编程逻辑 > 现场可编程门阵列> A1020B-1PL84B

A1020B-1PL84B

更新时间： 2024-02-17 05:01:42

品牌	Logo	应用领域
ACTEL		/
页数	文件大小	规格书
24页	163K
描述
ACT 1 Series FPGAs

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

A1020B-1PL84B 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
包装说明：	QCCJ,	Reach Compliance Code：	compliant
ECCN代码：	3A001.A.2.C	HTS代码：	8542.39.00.01
风险等级：	5.8	Is Samacsys：	N
JESD-30 代码：	S-PQCC-J84	JESD-609代码：	e0
长度：	29.3116 mm	湿度敏感等级：	3
可配置逻辑块数量：	547	等效关口数量：	2000
端子数量：	84	最高工作温度：	125 °C
最低工作温度：	-55 °C	组织：	547 CLBS, 2000 GATES
封装主体材料：	PLASTIC/EPOXY	封装代码：	QCCJ
封装形状：	SQUARE	封装形式：	CHIP CARRIER
峰值回流温度（摄氏度）：	225	可编程逻辑类型：	FIELD PROGRAMMABLE GATE ARRAY
认证状态：	Not Qualified	座面最大高度：	4.572 mm
最大供电电压：	5.5 V	最小供电电压：	4.5 V
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	MILITARY
端子面层：	TIN LEAD	端子形式：	J BEND
端子节距：	1.27 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	30	宽度：	29.3116 mm
Base Number Matches：	1

A1020B-1PL84B 数据手册

™

A C T

1 S e r i e s F P G A s

A C T 1 A r r a y P e r f o r m a n c e

source 10 mA at TTL levels. See Electrical Specifications for

additional I/O buffer specifications.

T e m p e r a t u r e a n d Vo lt a g e E ffe c t s

Worst-case delays for ACT 1 arrays are calculated in the same

manner as for masked array products. A typical delay

parameter is multiplied by a derating factor to account for

temperature, voltage, and processing effects. However, in an

ACT 1 array, temperature and voltage effects are less

dramatic than with masked devices. The electrical

characteristics of module interconnections on ACT 1 devices

remain constant over voltage and temperature fluctuations.

D e v i c e O r g a n i z a t i o n

ACT 1 devices consist of a matrix of logic modules arranged in

rows separated by wiring channels. This array is surrounded

by a ring of peripheral circuits including I/O buffers,

testability circuits, and diagnostic probe circuits providing

real-time diagnostic capability. Between rows of logic

modules are routing channels containing sets of segmented

metal tracks with PLICE antifuses. Each channel has 22

signal tracks. Vertical routing is permitted via 13 vertical

tracks per logic module column. The resulting network allows

arbitrary and flexible interconnections between logic

modules and I/O modules.

As a result, the total derating factor from typical to

worst-case for a standard speed ACT 1 array is only 1.19 to 1,

compared to 2 to 1 for a masked gate array.

Lo g ic Mo d u le S iz e

Logic module size also affects performance. A mask

programmed gate array cell with four transistors usually

implements only one logic level. In the more complex logic

module (similar to the complexity of a gate array macro) of

an ACT 1 array, implementation of multiple logic levels

within a single module is possible. This eliminates interlevel

wiring and associated RC delays. The effect is termed “net

compression.”

P r o b e P i n

ACT 1 devices have two independent diagnostic probe pins.

These pins allow the user to observe any two internal signals

by entering the appropriate net name in the diagnostic

software. Signals may be viewed on a logic analyzer using

Actel’s Actionprobe^®diagnostic tools. The probe pins can

also be used as user-defined I/Os when debugging is finished.

O r d e r i n g I n f o r m a t i o n

A1010

–

Application (Temperature Range)

C = Commercial (0 to +70°C)

= Industrial (–40 to +85°C)

M = Military (–55 to +125°C)

B = MIL-STD-883

Package Lead Count

Package Type

PL = Plastic J-Leaded Chip Carriers

PQ = Plastic Quad Flatpacks

CQ = Ceramic Quad Flatpack

PG = Ceramic Pin Grid Array

VQ = Very Thin Quad Flatpack

Speed Grade

Blank = Standard Speed

–1

–2

–3

= Approximately 15% faster than Standard

= Approximately 25% faster than Standard

= Approximately 35% faster than Standard

Die Revision

B = 1.0 micron CMOS Process

Part Number

A1010 = 1200 Gates (5 V)

A1020 = 2000 Gates (5 V)

A10V10 = 1200 Gates (3.3 V)

A10V20 = 2000 Gates (3.3 V)

1 -2 8 5

1 234 5 6 7...24

下载PDF

与A1020B-1PL84B相关器件

型号	品牌	描述	获取价格	数据表
A1020B-1PL84C	ACTEL	ACT 1 Series FPGAs	获取价格
A1020B-1PL84C	MICROSEMI	Field Programmable Gate Array, 547 CLBs, 2000 Gates, 53MHz, 547-Cell, CMOS, PQCC84, PLASTI	获取价格
A1020B-1PL84I	ACTEL	ACT 1 Series FPGAs	获取价格
A1020B-1PL84I	MICROSEMI	Field Programmable Gate Array, 547 CLBs, 2000 Gates, 47.7MHz, 547-Cell, CMOS, PQCC84, PLAS	获取价格
A1020B-1PL84M	ACTEL	ACT 1 Series FPGAs	获取价格
A1020B-1PL84M	MICROSEMI	Field Programmable Gate Array, 547 CLBs, 2000 Gates, CMOS, PQCC84, PLASTIC, LCC-84	获取价格

与A1020B-1PL84B相关文章

MAX6675资料手册参数详解、引脚配置说明
2024-05-13

2
LM258引脚图及功能介绍、主要参数分析
2024-05-13

1
CD4052资料手册参数详解、引脚配置说明
2024-05-13

2
一文带你了解TPS5430资料手册分析：参数介绍、引脚配置说明
2024-05-13

3

产品中心

服务支持

精选活动

关于我们

帮助中心

A1020B-1PL84B

A1020B-1PL84B 技术参数

A1020B-1PL84B 数据手册

与A1020B-1PL84B相关器件

与A1020B-1PL84B相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

A1020B-1PL84B

A1020B-1PL84B 技术参数

A1020B-1PL84B 数据手册

与A1020B-1PL84B相关器件

与A1020B-1PL84B相关文章

您还可以找

您在本页遇到什么问题？