Datasheet > 935154770118

935154770118

更新时间： 2024-01-07 04:25:20

品牌	Logo	应用领域
恩智浦 - NXP		光电二极管外围集成电路
页数	文件大小	规格书
23页	147K
描述
SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

935154770118 技术参数

生命周期：	Active	包装说明：	3.90 MM, PLASTIC, MS-012, SOT-96-1, SO-8
Reach Compliance Code：	unknown	HTS代码：	8542.31.00.01
风险等级：	5.63	JESD-30 代码：	R-PDSO-G8
长度：	4.9 mm	端子数量：	8
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
座面最大高度：	1.75 mm	最大供电电压：	12 V
最小供电电压：	4.5 V	标称供电电压：	5 V
表面贴装：	YES	技术：	BIPOLAR
温度等级：	INDUSTRIAL	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
宽度：	3.9 mm	uPs/uCs/外围集成电路类型：	MICROPROCESSOR CIRCUIT
Base Number Matches：	1

935154770118 数据手册

P82B715

NXP Semiconductors

I²C-bus extender

8.1 I²C-bus systems

As in standard I²C-bus systems, pull-up resistors are required to provide the logic HIGH

levels on the buffered bus. (The standard open-collector conﬁguration is retained.) The

value and number of pull-up resistors used is ﬂexible and depends on the system

requirements and designer preferences.

If P82B715 ICs are to be permanently connected into a system it could be conﬁgured with

only one pull-up resistor on the buffered bus and none on the I²C-buses, but the system

design will be simpliﬁed, and performance improved, by ﬁtting separate pull-ups on each

section of the bus. When a sub-system using P82B715 may be optionally connected to an

existing I²C-bus system that already has a pull-up, then the effects of the sub-system

pull-ups acting in parallel with the existing I²C-bus pull-up must be considered.

8.1.1 Pull-up resistance calculation

When calculating the pull-up resistance values, the gain of the buffer introduces scaling

factors which must be applied to the system components. In practical systems the pull-up

resistance value is usually calculated to achieve the rise time requirement of the system.

As an approximation, this requirement will be satisﬁed for a standard 100 kHz system if

the time constant of the total system (product of the net resistance and net capacitance) is

set to 1 microsecond or less.

In systems using P82B715s, the most convenient way to achieve the total system

rise time requirement is by considering each bus node separately. Each of the I²C-bus

nodes, and the buffered bus node, is designed by selecting its pull-up resistor to provide

the required rise time by setting its time constant (product of the pull-up resistance and

load capacitance) equal to the I²C-bus rise time requirement. If each node complies, then

the system requirement will also be met with a small safety margin.

This arrangement, using multiple pull-ups as in Figure 6, provides the best system

performance and allows stand-alone operation of individual I²C-buses if parts of the

extended system are disconnected or re-connected. For each bus section the pull-up

resistor for a Standard-mode system is calculated as shown in Equation 1:

1 µs

R =

(1)

-----------------------------------------------------

C device + C wiring

Where: C device = sum of any connected device capacitances, and C wiring = total wiring

and stray capacitance on the bus section.

Remark: The 1 µs is an approximation, with a safety factor, to the theoretical

time-constant necessary to meet the Standard-mode 1 µs bus rise time speciﬁcation in a

system with variable logic thresholds where the CMOS limits of 30 % and 70 % of V_CC

apply. The actual RC requirement can be shown to be 1.18 µs. For a Fast-mode system,

and the same safety margin, replace the 1 µs with its 300 ns requirement.

If these capacitances cannot be measured or calculated then an approximation can be

made by assuming that each device presents 10 pF of load capacitance and 10 pF of

trace capacitance and that cables range from 50 pF to 100 pF per meter.

If only a single pull-up must be used then it must be placed on the buffered bus (as R2 in

Figure 6) and the associated total system capacitance calculated by combining the

individual bus capacitances into an equivalent capacitive loading on the buffered bus.

P82B715_8

Product data sheet

Rev. 08 — 9 November 2009

6 of 23

1...3 4 567 8 9...23

下载PDF

与935154770118相关器件

型号	品牌	描述	获取价格	数据表
935154837522-xxT	MURATA	民用设备,工业设备,医疗设备 [GHTF A/B],医疗设备 [GHTF C],移动设备,	获取价格
935155060112	NXP	ABT SERIES, OCTAL 1-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDIP24, PLASTIC, DIP-24	获取价格
935155210112	NXP	LVT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, 7.50 MM WIDTH, MS-013, SOT163-1, PLAST	获取价格
935155210118	NXP	LVT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, 7.50 MM WIDTH, MS-013, SOT163-1, PLAST	获取价格
935155220112	NXP	LVT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, 5.30 MM WIDTH, MO-150, SOT339-1, PLAST	获取价格
935155220118	NXP	LVT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, 5.30 MM WIDTH, MO-150, SOT339-1, PLAST	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

935154770118

935154770118 技术参数

935154770118 数据手册

与935154770118相关器件

与935154770118相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

935154770118

935154770118 技术参数

935154770118 数据手册

与935154770118相关器件

与935154770118相关文章

您还可以找

您在本页遇到什么问题？