PCMCIA SRAM Memory Card
SRA Series
Write Timing Parameters
150ns
Min
SYM
Parameter
Max
Unit
(PCMCIA)
tCW
Write Cycle Time
150
80
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tw(WE)
Write Pulse Width
tsu(A)
Address Setup Time
20
tsu(A-WEH)
tsu(CE-WEH)
tsu(D-WEH)
th(D)
Address Setup Time for WE#
Card Enable Setup Time for WE#
Data Setup Time for WE#
Data Hold Time
100
100
50
20
trec(WE)
tdis(WE)
tdis(OE)
Write Recover Time
20
Output Disable Time from WE#
Output Disable Time from OE#
Output Enable Time from WE#
Output Enable Time from OE#
Output Enable Setup from WE#
Output Enable Hold from WE#
Card Enable Setup Time from OE#
Card Enable Hold Time
75
75
ten(WE)
5
5
tdis(OE)
tsu(OE-WE)
th(OE-WE)
tsu(CE)
10
10
0
th(CE)
20
Note: AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications.
Write Timing Diagram
tc(W )
A [2 5 ::0 ], /R E G
tsu (A -W E H )
tre c (W E )
th (C E )
tsu (C E -W E H )
tsu (C E )
/C E 1 , /C E 2
N O T E
1
N O T E
1
/O E
th (O E -W E )
th (D )
tw (W E )
tsu (A )
/W E
tsu (O E -W E )
tsu (D -W E H )
D [1 5 ::0 ](D in )
N O T E
2
D A T A IN P U T
td is (W E )
td is (O E )
te n (O E )
te n (W E )
N O T E
2
D [1 5 ::0 ](D o u t)
Notes:
1. Signal may be high or low in this area.
2. When the data I/O pins are in the output state, no signals shall be applied to the
data pins (D15 - D0) by the host system.
7
February 2002 Rev. 6
PC Card Products