5秒后页面跳转
8735AMI-21T PDF预览

8735AMI-21T

更新时间: 2024-01-29 15:36:40
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
16页 146K
描述
PLL Based Clock Driver, 8735 Series, 1 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 MM X 12.80 MM, 2.30 MM HEIGHT, MS-013, MO-119, SOIC-20

8735AMI-21T 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:7.50 MM X 12.80 MM, 2.30 MM HEIGHT, MS-013, MO-119, SOIC-20针数:20
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.81
Is Samacsys:N系列:8735
输入调节:DIFFERENTIALJESD-30 代码:R-PDSO-G20
JESD-609代码:e0长度:12.8 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:20实输出次数:1
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):225
电源:3.3 VProp。Delay @ Nom-Sup:4.9 ns
传播延迟(tpd):4.9 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.035 ns座面最大高度:2.65 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5 mm
最小 fmax:700 MHzBase Number Matches:1

8735AMI-21T 数据手册

 浏览型号8735AMI-21T的Datasheet PDF文件第2页浏览型号8735AMI-21T的Datasheet PDF文件第3页浏览型号8735AMI-21T的Datasheet PDF文件第4页浏览型号8735AMI-21T的Datasheet PDF文件第5页浏览型号8735AMI-21T的Datasheet PDF文件第6页浏览型号8735AMI-21T的Datasheet PDF文件第7页 
ICS8735I-21  
700MHZ, DIFFERENTIAL-TO-3.3V LVPECL  
ZERO DELAY CLOCK GENERATOR  
NRND  
Not Recommended for New Designs 10/22/13  
For replacement device use ICS8735BYI-01LF or ICS8735BKI-01LF  
GENERAL DESCRIPTION  
FEATURES  
The ICS8735I-21 is a highly versatile 1:1 Differential-to- One differential 3.3V LVPECL output pair,  
3.3V LVPECL clock generator. The CLK, nCLK pair can  
accept most standard differential input levels. The  
ICS8735I-21 has a fully integrated PLL and can be config-  
ured as zero delay buffer, multiplier or divider, and has an  
output frequency range of 31.25MHz to 700MHz. The ref-  
erence divider, feedback divider and output divider  
are each programmable, thereby allowing for the following  
output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4,  
1:8. The external feedback allows the device to achieve  
“zero delay” between the input clock and the output clocks.  
The PLL_SEL pin can be used to bypass the PLL for  
system test and debug purposes. In bypass mode, the  
reference clock is routed around the PLL and into the  
internal output dividers.  
one differential feedback output pair  
Differential CLK, nCLK input pair  
CLK, nCLK pair can accept the following differential  
input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL  
Output frequency range: 31.25MHz to 700MHz  
Input frequency range: 31.25MHz to 700MHz  
VCO range: 250MHz to 700MHz  
Programmable dividers allow for the following output-to-input  
frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8  
External feedback for “zero delay” clock regeneration  
with configurable frequencies  
Cycle-to-cycle jitter: 40ps (maximum)  
Static phase offset: 50ps 150ps  
3.3V supply voltage  
-40°C to 85°C ambient operating temperature  
Available in both standard and lead-free RoHS compliant  
packages  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
PLL_SEL  
÷1, ÷2, ÷4, ÷8,  
Q
nQ  
0
÷16, ÷32, ÷64  
CLK  
nCLK  
QFB  
nQFB  
nc  
SEL1  
SEL0  
CLK  
nCLK  
MR  
1
2
3
4
5
6
7
8
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
1
V
CC  
V
CC  
PLL  
PLL_SEL  
nFB_IN  
FB_IN  
SEL2  
V
CCA  
8:1, 4:1, 2:1, 1:1,  
1:2, 1:4, 1:8  
SEL3  
FB_IN  
nFB_IN  
V
CCO  
VEE  
Q
nQ  
nQFB  
QFB  
9
10  
ICS8735I-21  
SEL0  
SEL1  
SEL2  
SEL3  
MR  
20-Lead, 300-MIL SOIC  
7.5mm x 12.8mm x 2.3mm body package  
M Package  
Top View  
8735AMI-21  
www.idt.com  
REV. D OCTOBER 22, 2013  
1

与8735AMI-21T相关器件

型号 品牌 描述 获取价格 数据表
8735AY-01 IDT PLL Based Clock Driver, 8735 Series, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7

获取价格

8735AY-01LF IDT PLL Based Clock Driver, 8735 Series, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7

获取价格

8735AY-01T IDT PLL Based Clock Driver, 8735 Series, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7

获取价格

8735AY-31LF IDT 1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator

获取价格

8735AY-31LFT IDT 1:5, Differential-to-3.3V LVPECL Zero Delay Clock Generator

获取价格

8735AYI-01 IDT PLL Based Clock Driver, 8735 Series, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7

获取价格