5秒后页面跳转
8516FY PDF预览

8516FY

更新时间: 2024-01-11 22:39:57
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
16页 239K
描述
Low Skew Clock Driver, 8516 Series, 16 True Output(s), 0 Inverted Output(s), CMOS, PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBC, LQFP-48

8516FY 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:7 X 7 MM, 1.40 MM HEIGHT, MS-026BBC, LQFP-48针数:48
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.09
系列:8516输入调节:DIFFERENTIAL
JESD-30 代码:S-PQFP-G48JESD-609代码:e0
长度:7 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:48
实输出次数:16最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP48,.35SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):240
电源:3.3 VProp。Delay @ Nom-Sup:2.9 ns
传播延迟(tpd):2.4 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.09 ns座面最大高度:1.6 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:20
宽度:7 mmBase Number Matches:1

8516FY 数据手册

 浏览型号8516FY的Datasheet PDF文件第3页浏览型号8516FY的Datasheet PDF文件第4页浏览型号8516FY的Datasheet PDF文件第5页浏览型号8516FY的Datasheet PDF文件第7页浏览型号8516FY的Datasheet PDF文件第8页浏览型号8516FY的Datasheet PDF文件第9页 
8516 DATA SHEET  
ADDITIVE PHASE JITTER  
the 1Hz band to the power in the fundamental.When the required  
The spectral purity in a band at a specific offset from the  
offset is specified, the phase noise is called a dBc value, which  
simply means dBm at a specified offset from the fundamental.  
By investigating jitter in the frequency domain, we get a better  
understanding of its effects on the desired application over the  
entire time record of the signal. It is mathematically possible to  
calculate an expected bit error rate given a phase noise plot.  
fundamental compared to the power of the fundamental is  
called the dBc Phase Noise. This value is normally expressed  
using a Phase noise plot and is most often the specified plot  
in many applications. Phase noise is defined as the ratio of the  
noise power present in a 1Hz band at a specified offset from the  
fundamental frequency to the power value of the fundamental.  
This ratio is expressed in decibels (dBm) or a ratio of the power in  
-50  
Additive Phase Jitter @ 155.52MHz  
(12kHz to 20MHz)  
-60  
-70  
= 148fs typical  
-80  
-90  
-100  
-100  
-120  
-130  
-140  
-150  
-160  
1k  
10k  
100k  
1M  
10M  
100M  
OFFSET FROM CARRIER FREQUENCY (HZ)  
As with most timing specifications, phase noise measurements device meets the noise floor of what is shown, but can actually  
have issues. The primary issue relates to the limitations of the be lower.The phase noise is dependant on the input source and  
equipment. Often the noise floor of the equipment is higher measurement equipment.  
than the noise floor of the device. This is illustrated above. The  
LOW SKEW, 1-TO-16  
DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP  
6
REVISION B 6/11/15  

与8516FY相关器件

型号 品牌 描述 获取价格 数据表
8516FYI IDT Low Skew Clock Driver, 8516 Series, 16 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7

获取价格

8516FYILF IDT Low Skew, 1-to-16 Differential-to-LVDS, Clock Distribution Chip

获取价格

8516FYILFT IDT Low Skew, 1-to-16 Differential-to-LVDS, Clock Distribution Chip

获取价格

8516FYIT IDT Low Skew, 1-to-16 Differential-to-LVDS, Clock Distribution Chip

获取价格

8516N-00 APITECH Fixed Attenuator, 10MHz Min, 2000MHz Max, ROHS COMPLIANT PACKAGE

获取价格

8516N-00F APITECH Fixed Attenuator, 10MHz Min, 2000MHz Max, ROHS COMPLIANT PACKAGE

获取价格