5秒后页面跳转
80C52-12 PDF预览

80C52-12

更新时间: 2024-02-17 12:43:05
品牌 Logo 应用领域
TEMIC /
页数 文件大小 规格书
20页 221K
描述
CMOS 0 to 44 MHz Single Chip 8?bit Microntroller

80C52-12 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:QCCJ,针数:44
Reach Compliance Code:unknownECCN代码:3A001.A.2.C
HTS代码:8542.31.00.01风险等级:5.78
Is Samacsys:N具有ADC:NO
地址总线宽度:16位大小:8
最大时钟频率:12 MHzDAC 通道:NO
DMA 通道:NO外部数据总线宽度:8
JESD-30 代码:S-CQCC-J44JESD-609代码:e3
长度:16.4465 mmI/O 线路数量:32
端子数量:44最高工作温度:125 °C
最低工作温度:-55 °CPWM 通道:NO
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
认证状态:Not QualifiedROM可编程性:MROM
座面最大高度:4.83 mm速度:12 MHz
最大压摆率:35 mA最大供电电压:5.5 V
最小供电电压:4.5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:TIN端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
宽度:16.4465 mmuPs/uCs/外围集成电路类型:MICROCONTROLLER
Base Number Matches:1

80C52-12 数据手册

 浏览型号80C52-12的Datasheet PDF文件第1页浏览型号80C52-12的Datasheet PDF文件第2页浏览型号80C52-12的Datasheet PDF文件第3页浏览型号80C52-12的Datasheet PDF文件第5页浏览型号80C52-12的Datasheet PDF文件第6页浏览型号80C52-12的Datasheet PDF文件第7页 
80C32/80C52  
Pin Description  
Memory that use 16 bit addresses (MOVX @DPTR). In  
this application, it uses strong internal pullups when  
emitting 1’s. During accesses to external Data Memory  
that use 8 bit addresses (MOVX @Ri), Port 2 emits the  
contents of the P2 Special Function Register.  
VSS  
Circuit ground potential.  
VCC  
It also receives the high-order address bits and control  
signals during program verification in the 80C52. Port 2  
can sink/source three LS TTL inputs. It can drive CMOS  
inputs without external pullups.  
Supply voltage during normal, Idle, and Power Down  
operation.  
Port 0  
Port 3  
Port 0 is an 8 bit open drain bi-directional I/O port. Port 0  
pins that have 1’s written to them float, and in that state  
can be used as high-impedance inputs.  
Port 3 is an 8 bit bi-directional I/O port with internal  
pullups. Port 3 pins that have 1’s written to them are  
pulled high by the internal pullups, and in that state can  
be used as inputs. As inputs, Port 3 pins that are externally  
being pulled low will source current (ILL, on the data  
sheet) because of the pullups. It also serves the functions  
of various special features of the TEMIC 51 Family, as  
listed below.  
Port 0 is also the multiplexed low-order address and data  
bus during accesses to external Program and Data  
Memory. In this application it uses strong internal pullups  
when emitting 1’s. Port 0 also outputs the code bytes  
during program verification in the 80C52. External  
pullups are required during program verification. Port 0  
can sink eight LS TTL inputs.  
Port Pin  
Alternate Function  
P3.0  
P3.1  
P3.2  
P3.3  
P3.4  
P3.5  
P3.6  
P3.7  
RXD (serial input port)  
TXD (serial output port)  
INT0 (external interrupt 0)  
INT1 (external interrupt 1)  
TD (Timer 0 external input)  
T1 (Timer 1 external input)  
WR (external Data Memory write strobe)  
RD (external Data Memory read strobe)  
Port 1  
Port 1 is an 8 bit bi-directional I/O port with internal  
pullups. Port 1 pins that have 1’s written to them are  
pulled high by the internal pullups, and in that state can  
be used as inputs. As inputs, Port 1 pins that are externally  
being pulled low will source current (IIL, on the data  
sheet) because of the internal pullups.  
Port 3 can sink/source three LS TTL inputs. It can drive  
CMOS inputs without external pullups.  
Port 1 also receives the low-order address byte during  
program verification. In the 80C52, Port 1 can sink/  
source three LS TTL inputs. It can drive CMOS inputs  
without external pullups.  
RST  
A high level on this for two machine cycles while the  
oscillator is running resets the device. An internal  
2 inputs of PORT 1 are also used for timer/counter 2 :  
P1.0 [T2] : External clock input for timer/counter 2. P1.1 pull-down resistor permits Power-On reset using only a  
[T2EX] : A trigger input for timer/counter 2, to be capacitor connected to V . As soon as the Reset is  
CC  
reloaded or captured causing the timer/counter 2 applied (Vin), PORT 1, 2 and 3 are tied to one. This  
interrupt.  
operation is achieved asynchronously even if the  
oscillator does not start-up.  
Port 2  
ALE  
Port 2 is an 8 bit bi-directional I/O port with internal  
pullups. Port 2 pins that have 1’s written to them are Address Latch Enable output for latching the low byte of  
pulled high by the internal pullups, and in that state can the address during accesses to external memory. ALE is  
be used as inputs. As inputs, Port 2 pins that are externally activated as though for this purpose at a constant rate of  
being pulled low will source current (ILL, on the data 1/6 the oscillator frequency except during an external  
sheet) because of the internal pullups. Port 2 emits the data memory access at which time one ALE pulse is  
high-order address byte during fetches from external skipped. ALE can sink/source 8 LS TTL inputs. It can  
Program Memory and during accesses to external Data drive CMOS inputs without an external pullup.  
4
MATRA MHS  
Rev. G (14 Jan. 97)  

与80C52-12相关器件

型号 品牌 描述 获取价格 数据表
80C52-12/BMA ETC 8-Bit Microcontroller

获取价格

80C52-12D TEMIC CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller

获取价格

80C52-12R TEMIC CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller

获取价格

80C52-16 TEMIC CMOS 0 to 44 MHz Single Chip 8?bit Microntroller

获取价格

80C52-16/BMA ETC 8-Bit Microcontroller

获取价格

80C52-16/BQA ETC 8-Bit Microcontroller

获取价格